U4B
74HC393/SO
11
10
9
8
13
12
QA
QB
QC
QD
CLK
CLR
C7
.1uF
C3
68uF
+5VDC
128KHz
BCLK
U5B
74HC393/SO
11
10
9
8
13
12
QA
QB
QC
QD
CLK
CLR
U4A
74HC393/SO
3
4
5
6
1
2
QA
QB
QC
QD
CLK
CLR
U1A
74HCU04/SO
1
2
U3
512KHz
VCC
J1
HEADER
1
3
5
7
9
11
13
2
4
6
8
10
12
14
1024KHz
PWR OFF/ON
U1F
74HCU04/SO
13
12
Off
Y1
4.096MHz
U1B
74HCU04/SO
3
4
R2
10M
2048KHz
VCC
J4
1
3
5
2
4
6
J2
HEADER 2X2
3
4
1
2
PJ_202A
1
2
C1
22pF
4096KHz
SW1
EG1903-ND
1
2
3
1
2
3
C2
22pF
U2
U1D
74HCU04/SO
9
8
RP1
10K
1
2
3
4
5
6
7
8
18
17
16
15
14
13
12
11
On
C4
.1uF
C9
.1uF
U1
C6
.1uF
32KHz
U1E
74HCU04/SO
11
10
256KHz
8KHz
C5
.1uF
R3
330
U5A
74HC393/SO
3
4
5
6
1
2
QA
QB
QC
QD
CLK
CLR
R1
100
U1C
74HCU04/SO
5
6
VCC
SW2
C8
.1uF
U5
U4
D2
LED
64KHz
VCC
U6A
74HC74
2
3
5
6
4
1
D
CLK
Q
Q
PRE
CLR
VCC
D1
1N5341
U3A
74HC74
2
3
5
6
4
1
D
CLK
Q
Q
PRE
CLR
U2
74HC165
7
9
10
2
15
1
11
12
13
14
3
4
5
6
Q7
Q7
SDI
CLK
CKE
PL
D0
D1
D2
D3
D4
D5
D6
D7
WECA W6810DK
2727 N First Street, San Jose CA 95134
8
FSYNC
BCLK
256KHz
Figure 3: W6810DK Evaluation System Schematic Diagram
: