Winbond W6810 страница 7 Скачать руководство пользователя

Страница: 7 / 16

WECA W6810DK
2727 N First Street, San Jose CA 95134

VCC

3.9K

BCLKR

C18

.1uF

J21

1 2

BCLKT

R13

20K

SW DIP

20K

MCLK

RJ11

R11

20K

PCMO

C15

.01uF

J10

SW DIP

J15

SW DIP

R12

20K

J19

SW DIP

FSX

C14

68uF

J20

SW DIP

MIC+

C13

1uF

VCC

J14

SW DIP

1 2

J13

SW DIP

J17

SW DIP

100

R10

200K

VCC

C11

1uF

MIC-

VCC

J18

SW DIP

VCC

R15

47k

VCC

J12

FSR

R14

C10

1uF

C17

1uF

W6810

Vref

PAI

PAO-

PAO+

VDD

FSR

PCMI

BCLKR

PUI

VAG

AI+

AI-

U/A

VSS

FSX

PCMO

BCLKT

MCLK

619

J16

SW DIP

PCMO

C12

.1uF

C16

68uF

J11

HEADER 20X2

VCC

20K

VCC

R16

20K

Ext
Analog
Input

256KHz

FSYNC

BCLK

Handset

Receive
Audio

Figure 2: W6810DK Evaluation System Schematic Diagram

Содержание W6810

Страница 1: ...WECA W6810DK 1 Winbond W6810 Codec Evaluation System User s Guide W6810DK Evaluation Board Rev 1 06 查询W6810_1供应商捷多邦专业PCB打样工厂 24小时加急出货 ...

Страница 2: ...ints 10 J5 Side Tone 10 J6 VAG CAP ENABLE 10 J7 Transmitter 10 J8 RJ11 Handset connector 10 J9A 2 5V Reference Voltage 10 J9B SPKR PAO 10 J10 A Law and µ Law Selection 10 J11 2x20 pin Header 11 J12A SPKR R0 11 J12B SPKR PA0 11 J13 PCMT 11 J14 BCLKT BCLK 11 J15A MCLK 256KHz 11 J15B MCLK BCLK 11 J16A POWER UP 11 J16B POWER Down 11 J17A BCLKR BCLK 11 J17B BCLKR BCLK 12 J17C BCLKR BCLK 12 J18 PCMT PCM...

Страница 3: ...omplete µ Law and A Law compander The µ Law and A Law companders are designed to comply with the specifications of the ITU T G 711 recommendation The system can work at 256 kHz 512 kHz 1536 kHz 1544 kHz 2048 kHz 2560 kHz 4096 kHz clock rates The system clock is supplied through the master clock input and can be derived from the bit clock if desired User I O to the W6810DK Evaluation board is provi...

Страница 4: ...r J8 Power Jack J3 Frame Sync Width Selector J1 BIT CLOCK Select W6810 Socket 01 J2 J5 J9A Dip Switches Select JX J9B J6 J10A J10B J12A J12B J15A J15B J16A J16B J13 J14 J18 J19A J 2 0 J19B J19C J17 WECA W6810DK 4 SW5 SW4 SW3 SW2 Figure 1 W6810DK Evaluation System Component Placement ...

Страница 5: ...5 control the FSR Frame Sync Receive and FSX Frame Sync Transmit routing Populating these jumpers also routes the signal to the 40 pin header J11 Setting Dip Switches Switch SW2 selects the width of the Frame Sync The pulse width is set as a number of BCLKs The following number of BCLKs for Frame Sync can be set with SW2 1 2 3 4 5 6 7 8 The Dip Switch SW2 configurations are Frame Sync 8 BCLK Frame...

Страница 6: ...connector pins 5 BCLKT and 36 BCLKR through J17A and J14 J1 is used to select the frequency at which Bit Clock operates The selected frequencies are 4 096 MHz 2 048 MHz 1 024 MHz 512KHz 128KHz and 64KHz 256 KHZ The 256 KHz is a possible frequency setting for the master clock MCLK J15A SW4 input on the chosen PCM Codec filter J15B will configure the MCLK input to have a frequency equal to Bit Clock...

Страница 7: ... 47k J8 1 2 3 4 VCC A B J12 FSR R14 3K A B C10 1uF C17 1uF C U7 W6810 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 Vref RO PAI PAO PAO VDD FSR PCMI BCLKR PUI VAG AI AI AO U A VSS FSX PCMO BCLKT MCLK J6 R9 619 A A J16 SW DIP PCMO C12 1uF C16 68uF B J11 HEADER 20X2 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 VCC R8 20K VCC J5 V...

Страница 8: ..._202A 1 2 C1 22pF 4096KHz SW1 EG1903 ND 1 2 3 1 2 3 C2 22pF U2 U1D 74HCU04 SO 9 8 RP1 10K 1 2 3 4 5 6 7 8 18 17 16 15 14 13 12 11 On C4 1uF C9 1uF U1 C6 1uF 32KHz U1E 74HCU04 SO 11 10 256KHz 8KHz C5 1uF R3 330 U5A 74HC393 SO 3 4 5 6 1 2 QA QB QC QD CLK CLR R1 100 U1C 74HCU04 SO 5 6 VCC SW2 C8 1uF U5 U4 D2 LED 64KHz VCC U6A 74HC74 2 3 5 6 4 1 D CLK Q Q PRE CLR VCC D1 1N5341 U3A 74HC74 2 3 5 6 4 1 D...

Страница 9: ...rticular jumper When a Jumper is populated switch is closed it enables the function an unpopulated Jumper Open Switches disables the function A Jumper when referenced as a letter for example J7A J7B Only one Jumper is populated for a selected function not both Please see page 4 Figure 1 W6810DK Evaluation System Component Placement ...

Страница 10: ... enables the side tone path on the PCM Codec filter J6 VAG CAP ENABLE SW4 1 J6 enables VAG filter cap J7 Transmitter Transmit output level at 1000Hz 46dBV 4dB Output Impedance at 100 Hz 1000 300 Ω J8 RJ11 Handset connector J9A 2 5V Reference Voltage SW3 7 J9A is not used J9B SPKR PAO SW3 8 J9B connects pin 4 W6810 to the RJ11 handset J10 A Law and µ Law Selection SW4 2 J10A Selects µ _Law and J10B...

Страница 11: ...connector J13 PCMT SW4 6 J13 Connects the PCMT PCM output W6810 to J11 Pin 9 J14 BCLKT BCLK SW5 1 J14 connects BCLK to BCLKT Pin 12 of the W6810 Codec Filter J15A MCLK 256KHz SW4 7 J15A sets the MCLK Pin 11 to 256KHz J15B MCLK BCLK SW4 8 J15B sets the MCLK Pin 11 to be equal to BCLK J16A POWER UP SW5 2 J16A connects the PUI Pin10 of the W6810 Codec to VCC to power up the device J16B POWER Down SW5...

Страница 12: ...FSYNC SW5 5 J19 A connects FSR Pin 7 of the W6810 Codec to Frame Sync J19B FSR VCC SW5 6 J19 B connects FSR Pin 7 of the W6810 Codec to VCC J19C FSR GND SW5 7 J19 C connects FSR Pin 7 of the W6810 Codec to Ground J20 FSX FSYNC SW5 8 J20 connects the on board generated Frame Sync to W6810 FSX Pin 14 as well as to Pin 1 of the J11 J21 Receiver Path J21 can be connected to test equipment for measurem...

Страница 13: ...ented to the encoder of the W6810 where it is digitized and output on the PCM input data transmit pin J6 This provides a local loop back Of the PCM data to the PCM data input receive pin PCMR of the W6810 where it is reconstructed and output at J12 RX The following Jumpers are populated in this mode J1 2 048MHz J17A and J20 the Dipswitches are set as follows J17 A 0 1 0 0 0 1 0 1 1 1 0 0 1 0 0 1 1...

Страница 14: ...nit J1 2 048MHz J2B J5 side tone J9B J6 J10 J7A J12B J13 J15B J14 J16 J19Aand J20B W6810DK 1 acts as the system master providing BCLK and FSYNC to W6810DK 2 The jumper setting for board 2 is as follows J1 2 048MHz J2 J5 J9B J6 J10A J12B J13 J15B and J16 The following Dip switches are set as for back to back mode Note Do not connect the power supply to the second board It will be bussed to the seco...

Страница 15: ...ction is fully differential reducing noise and improving the power supply rejection ratio For evaluation of the W6811 use W6810DK prototype area to connect the W6811 to W6810 socket as shown below only if it is desired to connect a separate 3V power supply for digital I O otherwise use the direct connection below R1 33K C1 1UF C4 100uF L1 INDUCTOR C3 47UF Tant C2 47UF Tant VDDD U3A MC74HC244ADW 10...

Страница 16: ...otype board which has the W6811 foot print as below U1 W6810 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 Vref RO PAI PAO PAO VDD FSR PCMI BCLKR PUI VAG AI AI AO U A VSS FSX PCMO BCLKT MCLK U2 W6811 1 2 3 4 5 6 7 8 9 10 24 23 22 21 20 19 18 17 16 15 11 12 14 13 Vref RO PAI PAO PAO VDDA NC VDDD FSR PCMR VAG AI AI AO U A VSS NC VSSD FST PCMT BCLKR PUI BCLKT MCLK ...

Результаты поиска

Содержание W6810

Отзывы:

Похожие инструкции для W6810

Бренды по названию

Популярные бренды

Winbond W6810, Руководство пользователя

Результаты поиска

Содержание W6810

Отзывы:

Похожие инструкции для W6810

Бренды по названию

Популярные бренды