Viglen VIG520S, Руководство пользователя

Страница: 57 / 86

56 of 85
This is the Chip Configuration sub menu
Table 19: Chip Configuration sub menu
Note: Default settings in bold recommended.
Feature Options Description
SDRAM
Configuration
By SPD,
User Define
SDRAM timing control. The use of User
Define mode is not supported.
SDRAM CAS
Latency 1.5T,
2T,
2.5T
Controls latency between the SDRAM read
command and time the data actually become
available.
SDRAM RAS-to-
CAS Delay 3T,
2T
4T
Controls the latency between the DDR
SDRAM active command and the read/write
command.
SDRAM RAS
Precharge Time 2T,
3T
Controls the idle clocks after issuing a
precharge command to DDR SDRAM.
SDRAM RAS Active
Time 6T,
7T,
5T,
4T This item controls the number of DDR
SDRAM clocks used for DDR SDRAM
parameters.
SDRAM Command
Lead-off Time
Auto,
2T,
4T,
Configuration options left.
Graphics Aperture
Size 64MB
[4MB], [8MB],
[16MB], [32MB],
[64MB], [128MB],
[256MB]
This feature allows you to select the size of
mapped memory for AGP graphic data.
AGP Capability 4x Mode,
1x Mode
Controls AGP speed settings.
AGP Fast Write
Capability Disabled,
Enabled This field enables or disables the AGP 4x
Fast Write feature.
AwardBIOS Setup Utility
AwardBIOS Setup Utility AwardBIOS Setup Utility
AwardBIOS Setup Utility
Advanced
SDRAM Configuration [By SPD]
SDRAM CAS Latency
[3T]
SDRAM RAS to CAS Delay [1T]
SDRAM RAS Precharge Time [3T]
SDRAM RAS Active Time [6T]
SDRAM Command Lead-off Time [Auto]
Graphics Aperture Size [64MB]
AGP Capability [4x Mode]
AGP Fast Write Capability [Enabled]
On board VGA shared mode [32M]
Video Memory Cache Mode [VC]
PCI 2.1 Support [Enabled]
Onboard PCI IDE Enable [Both]
IDE Bus Master Support [Enabled]
F1 F1 F1 F1 Help
↑↓ Select Item +/- Change Values F5 Setup Defaults
ESC
ESC ESC
ESC Exit
←→ Select Menu Enter Select
8
Sub-Menu F10
F10 F10
F10 Save and Exit
<Enter> to Select SDRAM
configuration.
[By SPD] recommended.
[User define allows you
to set each configuration
on your own.
Item Specific Help
Chip Configuration