TYAN S8020, Руководство пользователя

Страница: 128 / 168

http://www.tyan.com
128
TpProcMemAfter2dTrainExtVrefChang
e = 0xA188, ///< Mem: After optional
callout to platform BIOS to change
External Vref during 2d Training
TpProcMemConfigureDCTForGeneral
= 0xA189, ///< Configure DCT For
General use begin
TpProcMemProcConfigureDCTForTrai
ning
= 0xA18A, ///< Configure DCT For
training begin
TpProcMemConfigureDCTNonExplicit
Seq = 0xA18B, ///< Configure DCT For
Non-Explicit
TpProcMemSynchronizeChannels = 0xA18C, ///< Configure to Sync
channels
TpProcMemC6StorageAllocation = 0xA18D, ///< Allocate C6 Storage
TpProcMemLvDdr4 = 0xA18E, ///< Before LV DDR4
// BR CPU
TpBrBeforeApLaunch = 0xA190, ///< BR before AP launch
TpBrInstallApLaunchedPpi = 0xA191, ///< Install AP launched PPI
TpBrAfterApLaunch = 0xA192, ///< BR after AP launch
TpBrBeforePM = 0xA193, ///< Before CPU PM
TpBrIoCstate = 0xA194, ///< Enable IO Cstate
TpBrC6 = 0xA195, ///< Enable C6
TpBrInstallCcxPeiCompletePpi
= 0xA196, ///< Install CCX PEI complete
PPI
TpBrMemoryDoenCallBackEntry
= 0xA197, ///< BR CPU memory done
call back entry
TpBrBeforeApmWeights = 0xA198, ///< Before APM weights
TpBrAfterApmWeights = 0xA199, ///< After APM weights
TpBrMemoryDoneCallBackEnd
= 0xA19A, ///< BR CPU memory done
call back end
TpBrInitMidEntry = 0xA19B, ///< BR Init Mid entry
TpBrApm = 0xA19C, ///< BR enable APM
TpBrInitMidInstallProtocol = 0xA19D, ///< BR Init Mid install
protocol
TpBrInitMidEnd = 0xA19E, ///< BR Init Mid end
TpBrInitLateEntry = 0xA19F, ///< BR Init Late entry
TpBrInitLateInstallProtol = 0xA1A0, ///< BR Init Late install
protocol
TpBrInitLateEnd = 0xA1A1, ///< BR Init Late end
TpBrDxeInstallCompleteProtocol
= 0xA1A2, ///< BR DXE install complete
protocol
TpUnbInstallCompletePpi = 0xA1A3, ///< UNB install complete
PPI
TpUnbAfterApLaunchCallbackEntry
= 0xA1A4, ///< UNB AfterApLaunch
callback entry
TpUnbAfterApLaunchCallbackEnd = 0xA1A5, ///< UNB AfterApLaunch