
http://www.tyan.com
48
AGP SERR
Set this option to Enabled to enable the AGP SERR# signal. The settings are
Enabled or Disabled.
AGP Parity Error Response
Set this option to Enabled to enable AGP parity error response. The settings
are Enabled or Disabled.
8bit I/O Recovery Time
This option specifies the length of a delay inserted between consecutive 8-bit
I/O operations. The settings are Disabled and from 1 to 8 Sysclk (system
clocks) in increments of one.
16bit I/O Recovery Time
This option specifies the length of a delay inserted between consecutive 16-bit
I/O operations. The settings are Disabled and from 1 to 4 Sysclk (system
clocks) in increments of one.
PIIX4 SERR#
Set this option to Enabled to enable the SERR# signal for the Intel PIIX4 chip.
The settings are Enabled or Disabled.
USB Passive Release
Set this option to Enabled to enable passive release for USB. The settings are
Enabled or Disabled.
PIIX4 Passive Release
Set this option to Enabled to enable passive release for the Intel PIIX4e chip.
This option must be Enabled to provide PCI 2.1 compliance. The settings are
Enabled or Disabled.
PIIX4 Delayed Transaction
Set this option to Enabled to enable delayed transactions for the Intel PIIX4
chip. This option must be Enabled to provide PCI 2.1 compliance. The settings
are Enabled or Disabled.
TypeF DMA Buffer Control 1 and 2
These options specify the DMA channel where TypeF buffer control is
implemented. The settings are Disabled, Channel-0, Channel-1, Channel-2,
Channel-3, Channel-5, Channel-6, or Channel-7.
Chapter 4
BIOS Configuration