![Tews Technologies TPCE636 Скачать руководство пользователя страница 38](http://html1.mh-extra.com/html/tews-technologies/tpce636/tpce636_user-manual_1093646038.webp)
TPCE636 User Manual Issue 1.0.2
Page 38 of 104
7.4.2 Manually User FPGA SPI Flash Reconfiguration
A manually User FPGA Reconfiguration can be performed with the User FPGA Reconfigure Command in the
Global Configuration Register.
Set the User FPGA Reconfigure Command to set the User FPGA to configuration state with all FPGA I/O
pins are High-Z.
Use the following procedure to perform a User FPGA SPI Reconfiguration
-
Assure that ISP Mode Enable is disabled.
-
By Reconfiguring the Kintex-7 the XILINX PCIe endpoint is reloaded and is
temporarily not available on the PCI bus. To avoid error messages of the
PCIe switch the link between the PCIe Switch and the Kintex-7 is disabled.
-
Set the User FPGA Configuration Mode (FP_CFG_MD) to Master Serial /
SPI and prepare the FPGA Reconfiguration.
-
Start the FPGA Reconfiguration by setting the FP_RE_CFG bit of the User
FPGA Configuration Control/Status Register to 0.
-
Assure that the FPGA DONE Pin status shows a successful FPGA
Configuration.
0: FPGA DONE Pin Level is Low (FPGA is not configured)
1: FPGA DONE Pin Level is High (FPGA is configured)
-
The link between the PCIe Switch and the Kintex-7 must be enabled.
A successful User FPGA configuration is indicated with FPGA_DONE status in the Global Status Register
and the on-board User FPGA Done LED.
It must be considered in any case, that the Reconfiguration of the User FPGA also reconfigures the PCIe
Endpoint of the User FPGA. This leads to the consequence that the PCI Header of the User FPGA PCIe
Endpoint no longer exists. For this purpose it is necessary to disable the link between the PCIe switch and
the User FPGA PCIe Endpoint before preparing the FPGA Reconfiguration and to enable the link again after
reconfiguration.
Additionally, after FPGA Reconfiguration the User FPGA PCIe Endpoint PCI Header must be configured
again. If the PCIe interface of the User FPGA PCIe Endpoint does not change. Device ID, Vendor ID, Class
Code and PCI Bars do not change, the PCI header could be saved before the FPGA Reconfiguration and
written back to configuration space after the Reconfiguration.
Set
ISP_ENA
= 0
Set
K7_LINK_ENA
= 0
Set
FP_CFG_MD
= 0
Set
FP_RE_CFG
= 1
Set
FP_RE_CFG
= 0
Reading
FP_DONE_STAT
Set
K7_LINK_ENA
= 1
DONE = 1
yes
no