FLEX-IMX8M-Mini HARDWARE MANUAL
– VER 1.00 – JAN 31 2020
Page
37
of
48
5.7. SDIO/MMC Interface
The FLEX-IMX8M-Mini features a MMC / SD / SDIO host interfaces connected to the NXP i.MX8M
Mini
integrated “Ultra Secured Digital Host Controller” (uSDHC).
The following main features are supported by uSDHC:
•
Conforms to the SD Host Controller Standard Specification version 3.0
•
Compatible with the MMC System Specification version 4.2/4.3/4.4/4.41/4.5/5.0
•
Compatible with the SD Memory Card Specification version 3.0 and supports the Extended
Capacity SD Memory Card
•
Compatible with the SDIO Card Specification version 3.0
•
Designed to work with SD Memory, MiniSD Memory, SDIO, MiniSDIO, SD Combo, MMC,
MMC plus, and MMC RS cards
•
Card bus clock frequency up to 208 MHz
•
Supports 1-bit / 4-bit SD and SDIO modes, 1-bit / 4-bit / 8-bit MMC modes
The MMC/SD/SDIO host controller can support a single MMC / SD / SDIO card or device.
For additional det
ails, please refer to the “Ultra Secured Digital Host Controller (uSDHC)” chapter of
the “i.MX8M Mini Applications Processor Reference Manual”.
Table 18 - SDIO Signal Description
PIN
CPU
BALL
CPU PAD NAME
Signal
V
I/O
Description
223
W23
SD2_CLK
USDHC2_CLK
1V8/
3V3
O
MMC/SDIO Clock
225
W24
SD2_CMD
USDHC2_CMD
1V8/
3V3
I/O
MMC/SDIO
Command
227
AB23
SD2_DATA0
USDHC2_DATA0
1V8/
3V3
IO
MMC/SDIO Data bit 0
229
AB24
SD2_DATA1
USDHC2_DATA1
1V8/
3V3
I/O
MMC/SDIO Data bit 1
230
V22
NVCC_SD2
NVCC_SD2
1V8/
3V3
I/O
SD Card 2 power
supply
231
V24
SD2_DATA2
USDHC2_DATA2
1V8/
3V3
I/O
MMC/SDIO Data bit 2
232
AB26
SD2_RESET_B
SD2_RESET_B
3V3
O
SD Card 2 Reset
Signal
233
V23
SD2_DATA3
USDHC2_DATA3
1V8/
3V3
I/O
MMC/SDIO Data bit 3
235
AA26
SD2_CD_B
USDHC2_CD_B
1V8/
3V3
I
SD Card detect input
(Active low)