Supero X9DRW-3F, Руководство пользователя

Страница: 23 / 107

Chapter 1: Overview
1-15
Controller offers the user a superb solution to manage PC server systems with
great efficiency.
The BMC controller supports a 32Kb_instruction cache and a 32Kb_operand cache,
which can be switched between write-back and write-through. The instruction cache
offers a 4-way full-associative instruction TBL (Translation Lookaside Buffer) and a
64-way full-associative shared TBL. The memory management unit, which is embed-
ded on the chip, provides access to 4 Gb virtual address space. In addition, this
controller also supports 32 Kb on-chip SRAM, allowing for faster access which is
especially critical to time-sensitive, high-density/high-performance server platforms.
The BMC supports VGA Graphic Cores for remote video displaying and editing. It
also provides a video data compressor for Keyboard/Video/Mouse (KVM) support if
keyboard/mouse are installed in the system. With two Ethernet controllers built in,
the BMC controller supports USB media hosting, an LPC bus interface, an I
2
C bus
interface, a NAND Flash Timer Interface and serial communication interfaces. The
BMC controller offers great system enhancement at a low cost.
BMC Subsystem Features
•
CPU speed: 576MHz
•
System Memory: 256MB
•
Flash Memory: 32MB
•
Network connections: Two Gigabit connections (One dedicated LAN connection
and one shared LAN with an on-board LAN controller)
•
Resolutions:
•
Supports 1680 x 1200 resolution at 32 bpp and 75 Hz
•
Supports 1680 x 1050 wide screen resolution at 32 bpp and 60 Hz
Note
: The term "IPMI controller" and the term "BMC controller" can be
used interchangeably in this section.