Supermicro C7C232-CB-ML, Руководство пользователя

Страница: 69 / 107

Chapter 4: BIOS
69
Power Limit 1 Override
Select Enabled to support average power limit (PL1) override. The default setting is Disabled .
*If the item above is set to Enabled, the next two items will be available for user
configuration:
Power Limit 1
Use this item to configure the value for Power Limit 1. The value is in milli watts and the step
size is 125mW. Use the number keys on the keyboard to enter the value. Enter 0 to use the
manufacture default setting.
Power Limit 1 Window
Use this feature to indicate the time window over which the TDP value should be maintained.
The default value is 0. The options are
0 , 1, 2 ,3, 4, 5, 6, 7, 8, 10, 12, 14, 16, 20, 24, 28, 32,
40, 48, 56, 64, 80, 96, 112, and 128.
Power Limit 2 Override
Select Enabled to support rapid power limit (PL2) override. The default setting is Enabled .
Power Limit 2
Use this item to configure the value for Power Limit 2. The value is in milliwatts and the step
size is 125mW. Use the number keys on the keyboard to enter the value. Enter 0 to use the
manufacture default setting. If the value is 0, the BIOS will set PL2 as 1.25* TDP.
1-Core Ratio Limit Override
This increases (multiplies) 1 clock speed in the CPU core in relation to the bus speed when
one CPU core is active. Use the "+" or "-" keys to set the value. Enter 0 to use the manufacture
default setting.
2-Core Ratio Limit Override
This increases (multiplies) 2 clock speeds in the CPU core in relation to the bus speed
when two CPU cores are active. Use the "+" or "-" keys to set the value. Enter 0 to use the
manufacture default setting.
Platform PL1 Enable
Use this feature to enable or disable Platform Power Limit 1 programming. If this feature is
enabled, it activates the PL1 value to be used by the processor to limit the average power
of given time window. The options are
Disabled and Enabled.
Platform PL2 Enable
Use this feature to enable or disable Platform Power Limit 2 programming. If this feature is
enabled, it activates the PL2 value to be used by the processor to limit the average power
of given time window. The options are
Disabled and Enabled.