Schematic diagrams
UM0488
34/48
Doc ID 14220 Rev 5
Figure 20.
Audio
S
T
M
ic
ro
e
le
ct
ro
ni
cs
Tit
le
:
N
u
m
b
er
:
R
ev
:
S
h
e
et
o
f
D
.2
(PC
B.
S
C
H
)
Da
te
:
200
8
-05-2
1
MB
6
7
2
5
1
1
STM
3
2
1
0
E
-EVAL
A
u
d
io
I2
S_
CM
D
I2
S_
D
IN
I2
S_
CK
3
2
1
JP
1
8
MC
O
Ju
m
p
er
t
o
s
e
lect
PL
L
s
lav
e c
lo
c
k
mo
d
e
:
1
. 1
<
->
2
refe
ren
ce cl
o
c
k
MC
K
I
2
.
2
<
->
3
ref
eren
ce cl
o
ck
BI
C
K
o
r L
R
CK
TP
7
MC
K
O
+3
V
3
R7
2
10
K
C5
9
1u
F
Aud
io_
S
C
K
Aud
io_
S
D
A
I2
C co
n
tro
l
in
te
rface
se
le
ct
e
d
(s
h
a
re
w
it
h
te
m
p
e
ra
tur
e
s
en
sor
) b
y
co
nn
e
c
ti
ng p
in
"I
2C
"
to
h
igh,
the
s
la
v
e
a
ddr
e
ss
is
se
t t
o
"
0
010
011
"
by p
u
ll
up
pin
"
C
AD0"
.
C6
5
10
uF
C5
4
10
0nF
C5
3
2.
2
u
F
C3
4
10
0nF
+3
V
3
C7
3
10
uF
C6
6
10
0nF
C7
9
10
uF
C1
6
10
0nF
+3
V
3
+3
V
3
R8
3
10
C6
7
0.
2
2uF
R7
3
10
C7
6
0
.2
2uF
R8
6
10
R8
7
6.
8
R8
4
6.
8
C8
0
47
uF
C7
0
47
uF
1
2
3
CN
1
5
S
T
-225
-0
2
1
2
U1
4
KS
S
-150
8
CC
L
K
/S
CL
9
CD
T
I/
S
D
A
10
SD
T
I
11
TES
T2
12
LR
C
K
13
BI
C
K
14
DV
D
D
15
DV
S
S
16
M
U
TET
25
R
OUT
/R
C
N
26
LO
UT/R
C
P
27
M
IN/
L
IN3
28
RIN
2
/I
N
2
-
29
LI
N2
/I
N2
+
30
LI
N1
/I
N1
-
31
RIN
1
/I
N
1
+
32
TES
T1
1
VC
O
M
2
AV
S
S
3
AVD
D
4
VC
OC
/R
IN
3
5
I2
C
6
PD
N
7
CS
N
/CA
D
0
8
MC
K
I
17
MC
K
O
18
SP
N
19
SP
P
20
HV
D
D
21
HV
S
S
22
HP
R
23
HP
L
24
U1
0
AK4
3
4
3
Aud
io_
R
IN
Aud
io_
LI
N
C5
6
1u
F
C5
7
1u
F
C5
8
do
not
f
it
C5
5
d
o
not
f
it
R6
7
0
R6
8
0
TP
9
RIN
TP
6
LI
N
TP
10
HP
L
TP
8
HP
R
TP
1
2
SPP
TP
13
SPN
I2
S_
MCK
R5
6
0
R5
7
do
not
f
it
De
fa
ult
se
tt
in
g
: 1
<
->
2
PC
6
PA
8
PB1
2
PB1
3
PB1
5
PB7
PB6
PA
5
PA
4
R1
2
8
0
Aud
io_
P
D
N
PG
1
1
electronic components distributor
