Schematics
UM0426
36/46
Doc ID 13472 Rev 5
Figure 28.
JTAG and SWD debugger
S
T
M
ic
ro
e
le
ct
ro
ni
cs
Tit
le
:
N
u
m
b
er
:
R
ev
:
S
heet
o
f
B.
1(PC
B.
SC
H
)
Da
te
:
200
7-06-2
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
CN
10
T
race
MB
5
2
5
9
1
1
S
T
M
32F
10X
-128K
-E
V
A
L J
T
A
G
&
S
W
D
PA
13
PA
15
PB3
PA
14
PE
2
PE
3
R
E
S
ET#
PE
4
PE
5
+3
V
3
R
101
10
K
PE
6
R
102
10
K
R
103
10
K
R
104
10
K
R
105
do
not
f
it
+3
V
3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
CN
7
JT
AG
PA
13
PA
15
PB3
PA
14
R
E
S
ET#
+3
V
3
+3
V
3
PB4
R1
1
0
10
K
R1
1
1
10
K
1
2
3
4
5
6
7
8
9
10
CN
9
SW
D
+3
V
3
PA
13
PA
14
PB3
R
E
S
ET#
R
109
10
K
JP
1
0
PB4
RESET#
R
122
10
K
RT
CK
R
124
0
R
129
do
n
ot
f
it
PB3
R
125
0
R
130
do
n
ot
f
it
PB4
DB
GR
Q
DB
GA
C
K
C
N
10
wi
ll s
u
pp
ot
bot
h le
ga
cy J
T
AG
an
d
f
ut
ur
e JTA
G
by 0
oh
m
r
esi
sto
rs
.
TDI
R
E
S
ET#
TR
AC
E_
D3
TR
AC
E_
D2
TR
AC
E_
D1
TR
AC
E_
D0
TR
AC
E_
C
K
TR
S
T
T
MS/
SW
D
IO
TC
K/
SW
C
L
K
TDO
/S
W
O
T
race connect
or
J
T
A
G
c
onnect
o
r
S
W
D
c
o
nnect
o
r
www.BDTIC.com/ST