Sony HDV HVBK-1505, Японская инструкция по эксплуатации

Страница: 227 / 274

5-99
HVR-1500
5-99
2
3
4
5
1
I J K L M N O P
SDI-94 (7/8)
SUFFIX: -11
SDI-94 (7/8)
SUFFIX: -11
Digital Input/Output Board
SDI-94 (7/8)
BOARD NO. 1-870-508-11
BIX-167_SDI-94_11B_07
0.8
CL721
CK74_OUT 008
0.8
CL717
0.8
CL714
0.8
CL722
DETECT_TRS 008
LOCKED
008
RS_RST 008
0.8
CL720
0.8
CL719
IOPROC_EN 008
SMPTE_BYPASS 008
0.8
CL716
SDO_EN 008
0.8
CL715
0.8
CL718
DATA0 007
DCLK 007
CONF_DONE 007
nCONFIG 007
Y0 008
Y1
008
Y2 008
Y3 008
Y4 008
Y5 008
Y6 008
Y7 008
Y8 008
Y9 008
GND
C0 008
C1 008
C2
008
C3 008
C4 008
C5 008
C6 008
C7 008
C8 008
C9 008
F 008
V 008
H 008
GND
0.1uF
#C735
47
#R738
0
#R727
10k #R742
47k
#R732
47k
#RB716
1
2
3
4
5
6
7
8
#TP703
10k #R740
47k
#R731
0
#R728
10k #R741
0.1uF
#C734
#TP702
0 #R724
47
#R734
0 #R723
47
#RB724
1 2
3 4
5 6
7 8
47
#RB721
1 2
3 4
5 6
7 8
47k
#RB719
1
2
3
4
5
6
7
8
10k #R739
47k
#R733
47
#R736
47
#RB722
1 2
3 4
5 6
7 8
47k
#R730
47k
#RB713
1
2
3
4
5
6
7
8
47
#R735
47
#RB723
1 2
3 4
5 6
7 8
47k
#R729
47
#RB720
1 2
3 4
5 6
7 8
47k
#RB715
1
2
3
4
5
6
7
8
0 #R725
47k
#RB714
1
2
3
4
5
6
7
8
FPGA_EPC_ASD
007
FPGA_EPC_CS 007
nCE 007
CONF_DONE 007
DCLK 007
GND
FPGA_EPC_CS 007
0 #R752
0 #R748
10k
#R751
nCE 007
0
#R746
NM
0.1uF #C738
DATA0 007
nCONFIG 007
FPGA_EPC_ASD 007
GND
GND
0.1uF
#C739
0 #R747
0 #R749
0 #R750
C
4.7uF #C729
+3V
TK11225CMCL-G
IC706
VIN
6
GND1
2
VOUT
4
NP
3
CONT
1
GND2
5
GND
+3V +2.5V
B
22uF
C741
0.1uF
C740
GND GND
C
4.7uF
C737
+3V
#CN701
1 VCC/VCC
2 DATA_OUT/nSTATUS
3 ASDI/DATA0
4 CONF_DONE/CONF_DONE
5 nCONFIG/nCONFIG
6 DCLK/DCLK
11
GND
12
GND
7 MODE(L)/(MODE)
8 GND/GND
9 nCE/(NC)
10 nCS/(NC)
0
#R720
0 #R722
H_SHUT_DWN 008
DVB_ASI 008
BLANK 008
0
#R719
0.8
CL713
#CN702
1 VCC
2 TRST
3 TDI
4 TDO
5 TMS
6 TCK
11
GND
12
GND
7 MODE
8 GND
9 NC
10 NC
+3V
GND
GND
10k
RB726
1
2
3
4
5
6
7
8
TDO 006
TMS 006
TCK 006
EPCS4SI8N-T05
#IC707
ASDI
5
VCC2
7
DATA
2
DCLK
6
CS
1
GND
4
VCC1
3
VCC3
8
#R726
0
#:NOTE
6.3V 10V 1/16W
6.3V 10V 1/16W
CN701 10P NM
FB702 Mount NM
10V IC705 EP1C6F256C NM 1/16W
IC707 EPCS4SI8N- NM
10V L701 6.8uH NM 1/16W
10V 1/16W 0
10V 1/16W 0
HD&SD SD HD&SD SD HD&SD SD
C703 22uF NM C738 0.1uF NM R735 47 NM
B B 0.5%
C704 22uF NM C739 0.1uF NM R736 47 NM
B B 0.5%
C705 22uF NM CN104 60P NM R738 47 NM
6.3V 1/16W
B 0.5%
10V 1/16W 0
C706 22uF NM R739 10k NM
6.3V 1/16W
B CN702 10P NM 0.5%
10V 0 1/16W
C707 22uF NM R740 10k NM
6.3V FB701 Mount NM 1/16W
B 0.5%
10V 0 1/16W
C708 0.1uF NM R741 10k NM
B 0.5%
10V 0 1/16W
C709 0.1uF NM R742 10k NM
B 5% 0.5%
C711 0.1uF NM R709 10 NM R747 0 NM
B 0.5% ---
C712 0.1uF NM R710 10 NM R748 0 NM
B 0.5% ---
10V 0
C714 0.1uF NM R711 22k NM R749 0 NM
10V 1/16W 0
B 0.5% ---
C715 0.1uF NM R712 10 NM R750 0 NM
10V 1/16W 0
B 0.5% ---
C716 0.1uF NM R713 22k NM R751 10k NM
10V 1/16W 1/16W
B 0.5% 0.5%
C717 0.1uF NM R715 10 NM R752 0 NM
B 0.5% ---
C718 0.1uF NM R717 0 NM R753 10 NM
B --- 0.5%
C720 0.1uF NM R719 0 NM R756 10 NM
B --- 0.5%
C722 0.1uF NM R720 0 NM R757 10 NM
B --- 0.5%
C723 0.1uF NM R722 0 NM RB701 47k NM
10V 0
B --- RB703 10 NM
C724 0.1uF NM R723 0 NM RB704 10 NM
10V 0
B --- RB705 10 NM
C726 0.1uF NM R724 0 NM RB706 10 NM
B --- RB707 10 NM
C727 0.1uF NM R725 0 NM RB708 10 NM
10V 0
B --- RB710 10 NM
C728 0.1uF NM R726 0 NM RB711 10 NM
10V 0
B --- RB712 10 NM
C729 4.7uF NM R727 0 NM RB713 47k NM
6.3V 0
C --- RB714 47k NM
C730 0.1uF NM R728 0 NM RB715 47k NM
10V 0
B --- RB716 47k NM
C731 0.1uF NM R729 47k NM RB719 47k NM
10V 1/16W
B 0.5% RB720 47 NM
C732 0.1uF NM R730 47k NM RB721 47 NM
10V 1/16W
B 0.5% RB722 47 NM
C733 0.1uF NM R731 47k NM RB723 47 NM
10V 1/16W
B 0.5% RB724 47 NM
C734 0.1uF NM R732 47k NM TP702 Mount NM
10V 1/16W
B 0.5% TP703 Mount NM
C735 0.1uF NM R733 47k NM
10V 1/16W
B 0.5%
C736 0.1uF NM R734 47 NM
10V 1/16W
B 0.5%
A_E3
A_D2
A_E1
A_E14
A_D15
A_B2
A_C2
A_E16
A_F16
A_D3
A_E2
A_D1
A_C15
A_C3
A_A2
A_B1
A_D16
A_H2
A_K4
A_J13
A_K13
A_H3
A_B11
A_A11
A_C12
A_B12
A_B13
A_C14
A_B15
A_A9
A_A8
A_B7
A_A6
A_B5
A_D10
A_B10
A_B14
A_A13
A_A15
A_B9
A_B8
A_B6
A_C7
A_C10
A_C5
A_J16
nCSO
ASDO
nCE
A_D4
A_B16
A_E15
A_M14
A_F1
A_H14
A_J15
A_J14
CONF_DONE
DATA0
INIT_DONE
To/From Config ROM
Pull Down w/1k
Pull Up VCCIO(BANK3) w/10k
DCLK
Configuration
TDI Pull Up VCCIO(BANK3) w/10k
Pull Up 3.3V(EPC2) w/10k
<-
Pull Up 3.3V(EPC2) w/10k
TMS
From Config ROM
nSTATUS
To/From Config ROM
TCK
<-
Pull Up 3.3V(EPC2) w/10k nCONFIG
From Config ROM
->
From P/S
To P/S
To P/S
To FPGA
MSEL0 = GND
PULL UP 10k to 3.3V
Connect FPGA J2 pin
Angle type
FPGA_DCLK (2.5V IF)
To FPGA
CONF_DONE (2.5V IF)
Connect FPGA J1 pin
MSEL1 = GND
nCE (2.5V IF)
Connect FPGA K17 pin
FPGA_nCSO (2.5V IF)
FPGA_ASDO (2.5V IF) FPGA_DATA0 (2.5V IF)
Connect FPGA L1 pin
From FPGA
nSTATUS (2.5V IF)
Connect FPGA J7 pin
AS MODE (20MHz:EPCS4)
To FPGA
Connect FPGA K6 pin
ALTERA_AS / ALTERA_PS
nCONFIG (2.5V IF)
Connect FPGA H2 pin
EPR2
SDI-94(W/HD)
M't
Debug for Debug Only
Signal Tap JTAG I/F