SM-B69
SM-B69 User Manual - Rev. First Edition: 1.0 - Last Edition: 1.1 - Author:A.R - Reviewed by M.B. - Copyright © 2020 SECO S.p.A.
35
3.2.1.4
DP++ interface signals
As described in the previous paragraph, the Intel
®
family of SOCs formerly coded as Apollo Lake offers a native Display Port (DP) interface, with a resolution up to
4096 x 2160 @60Hz
The signals related to DP++ are as follows:
DP/ DP0_LANE0-: DP Channel #0 differential data pair #0.
DP/ DP0_LANE1-: DP Channel #0 differential data pair #1.
DP/ DP0_LANE2-: DP Channel #0 differential data pair #2.
DP/ DP0_LANE3-: DP Channel #0 differential data pair #3.
DP0_HPD: Hot Plug Detect, Active high Input signal of +1.8V_S electrical level from carrier board
-down resistor
: DDC Clock line for DP Channel #0
-up resistor
DP0_AUX-: DDC Data line for DP Channel #0. Bidirectional signal, +1.8V_
-up resistor
DP0++_AUX_SEL: Select input signal to switch between I2C Clock/Data for HDMI (low level) and Display Port Auxiliary Channel for DP/HDMI (high level)
Please refer to the following schematics as an example of connection of DP interface on the carrier board, with Voltage clamping diodes highly recommended on all
signal lines for ESD suppression. Hot Plug Detect signal must be buffered to prevent back feeding of power from the display to the module as well as level translation.
Switch with settable current limit on power lines are recommended.