![RCAT RCAT-1A Revision A3 Скачать руководство пользователя страница 18](http://html1.mh-extra.com/html/rcat/rcat-1a-revision-a3/rcat-1a-revision-a3_system-manual_792715018.webp)
Copyright © 2015 Robot Circuits, LLC
18
RCAT-1A Rev A3 Designer’s manual
Serious Power for the Serious Designer
Notes
128Kbytes of external static RAM are available to be used by the CPU. The ATMega™ 2560 only directly
addresses 64Kbytes. In order to make all 128Kbytes available, the RCAT™ board uses port PJ7 as address line
A16. The GCC compiler can be configured to utilize this RAM in a variety of ways. Please consult the
documentation for the IDE to learn the various possibilities. However, in no case is native support for more than
64Kbytes provided, so you will need to manage the paging via your own code. For most applications, 64K is
plenty of space, but the extra page is there if you need it.
The sample solution provided with your board configures most of page 1 of this RAM as heap and uses it in the
dynamic allocation functions such as malloc().
The CPU ports that interface to this RAM are not available for any other purpose on the RCAT™.
TWI Interface
Sometimes referred to as I2C (Philips Semiconductor Corp), the two wire interface (TWI) is a bus communication
system that forms an important communications channel on the RCAT™. Onboard devices that are controlled by
the TWI include:
1M-bit Serial EEPROM
ADXL345 Accelerometer chip
The TWI interface is also broken out for your use. Interface to a 3.3Vdc version as well as a 5Vdc version are
provided.
Schematic
Figure 13