67
1
3
4
1
3
4
C
D
F
A
B
E
TS7, BCT-1710, BCT-1720, BCT-1730
CS4334-KS (MAIN ASSY(4/8) : IC4004)
• DAC IC
LRCK
3
SDATA
1
DEM /SCLK
2
MCLK
4
VA
AOUT
L
8
AOUT
R
5
Serial Input
Interface
Interpolator
Interpolator
De-emphasis
Modulator
∆Σ
Modulator
DAC
DAC
Voltage Reference
Analog
Low-Pass
Filter
Analog
Low-Pass
Filter
7
AGND
6
∆Σ
No.
Pin Name
I/O
Pin Function and Description
1
SDATA
I
Serial Audio Data Input
- twoís complement MSB-first serial data is input on this pin.
The data is clocked into the CS4334/5/6/7/8/9 via internal or external SCLK, and the
channel is determined by LRCK.
De-Emphasis/External Serial Clock Input
- used for de-emphasis filter control or exter-
nal serial clock input.
Left/Right Clock
- determines which channel is currently being input on the Audio Serial
Data Input pin, SDATA.
Master Clock
- frequency must be 256x, 384x, or 512x the input sample rate in BRM and
either 128x or 192x the input sample rate in HRM.
Analog Right Channel Output
- typically 3.5 Vp-p for a full-scale input signal.
Analog Ground
- analog ground reference is 0V.
Analog Power
- analog power supply is nom5V.
8
AOUTL
O
Analog Left Channel Output
- typically 3.5 Vp-p for a full-scale input signal.
SERIAL DATA INPUT
SDATA
AOUTL
ANALOG LEFT CHANNEL OUTPUT
DE-EMPHASIS / SCLK
DEM/SCLK
VA
ANALOG POWER
LEFT / RIGHT CLOCK
LRCK
AGND
ANALOG GROUND
MASTER CLOCK
MCLK
AOUTR
ANALOG RIGHT CHANNEL OUTPUT
7
2
6
3
5
4
8
1
¶
Block Diagram
¶
Pin Layout
¶
Pin Function
www. xiaoyu163. com
QQ 376315150
9
9
2
8
9
4
2
9
8
TEL 13942296513
9
9
2
8
9
4
2
9
8
0
5
1
5
1
3
6
7
3
Q
Q
TEL 13942296513 QQ 376315150 892498299
TEL 13942296513 QQ 376315150 892498299