Phytec phyCARD-M, Руководство по оборудованию

Страница: 5 / 128

Contents
©
PHYTEC Messtechnik GmbH 2010 L-750e_1
Index of Figures
Figure 1: Block Diagram of the phyCARD-M ........................................ 10
Figure 2: Top view of the phyCARD-M (controller side) ...................... 11
Figure 3: Bottom view of the phyCARD-M (connector side)................. 12
Figure 4 : Pin-out of the phyCARD-Connector (top view, with cross
section insert)
........................................................................... 15
Figure 5 : Typical jumper pad numbering scheme ................................... 22
Figure 6: Jumper locations (top view) ..................................................... 23
Figure 7: Jumper locations (bottom view)............................................... 24
Figure 8: Power Supply Diagram ............................................................ 29
Figure 9 : JTAG interface at X1 (top view) .............................................. 54
Figure 10 : JTAG interface at X1 (bottom view) ........................................ 55
Figure 11: Physical dimensions ................................................................. 61
Figure 12: phyCARD-M component placement (top view)...................... 64
Figure 13: phyCARD-M component placement (bottom view)................ 65
Figure 14: phyBASE (phyCARD-M Carrier Board)................................. 69
Figure 15 : phyBASE Overview of Connectors, LEDs and Buttons........... 70
Figure 16: Typical jumper numbering scheme.......................................... 78
Figure 17: phyBASE jumper locations...................................................... 79
Figure 18: phyCARD-M SBC Connectivity to the Carrier Board ............ 82
Figure 19: Power adapter........................................................................... 83
Figure 20: Connecting the Supply Voltage at X28.................................... 84
Figure 21 : UART1 connection interface at connector P1 ......................... 86
Figure 22: UART1 connector P1 signal description ................................. 87
Figure 23 : Ethernet interface at connector X10 ........................................ 88
Figure 24: USB host interface at connector X7, X30, X33....................... 89
Figure 25: USB OTG interface at connector X29 ..................................... 91
Figure 26 : Universal LVDS interface at connector X6 .............................. 92