4-3
4-3
BLOCK DIAGRAM OF INTEGRATED CIRCUIT
SERVO PROCESSOR SAA7379HL
handbook, full pagewidth
DC OFFSET COMPENSAT ION
IREF
SCL
SDA
RAB
SILD
VREFO
D1
9
6
VDDA1
7
VDDA2
16
8
52
54
55
76
77
78
79
19
18
49
50
36
37
38
59
58
60
56
51
40
71 72
73
74 75
34
35
33
28
31
30
32
29
21
24
25
26
23
22
27
42
43
44
46
47
48
45
62
39
68
67
15
66
65
64
80
57
53
10
11
12
13
14
34
21
D2
D3
D4
R1
R2
MONITOR
ADC
MONITOR
5
VSSA1
17
VSSA2
20
VSSA3
SENSE
LPOWER
LASER
LASER
RA
EF
SCLK
WCLK
DATA
MOTO1
MOTO2
CFLAG
DOBM
FO
SL
CSLICE
LASER POWER
CONTROL LOGIC
EXFILTER
ANTI ALIAS
BIAS
GENERATOR
D1 TO D4
SUM
HIGH-PASS FILTER
CONTROL FUNCTION
OUTPUT
STAGES
MOTOR
CONTROL
ERROR
CORRECTOR
EBU
INTERFACE
SERIAL
DATA
INTERFACE
BUFINR
BUFINL
BUFOUTR
BUFOUTL
MBL436
HEADPHONE
BUFFERS
DACVpos
DACRP
DACRN
DACLP
DACLN
DACVref
DACGND
DEM
DAC
SCLI
WCLI
SDI
SERIAL
DATA
(LOOPBACK)
INTERFACE
FLAGS
DATA SLICER AND
THRESHOLD
CONTROL
DIGITA L
PLL
EFM
DEMODULAT OR
SRAM
RAM
ADDRESSER
SUBCODE
PROCESSOR
SAA7824
V1
VSSD1
41
70
VDDD2
61
VSSD2
63
VDDD1 VDDD3
69
VSSD3
V2
BUFGND
BUFVpos
V3 V4 V5
LKILL
RKILL
AUDIO
PROCESSOR
PEAK
DETECT
KILL
VERSAT ILE PINS
INTERFACE
DISC ADC
CONTROL
PA RT
MICROCONTROLLER
INTERFACE
TEST1
TEST2
TEST3
TEST4
TEST
OSCIN
OSCOUT
CLK16
CLK4/12
TIMING
CDTRDY
CDTDAT A
CDTCLK
CD TEXT
INTERFACE
SFSY
STAT US
SBSY
SUB
RCK
RESET
INTERFACE
CONTROL
DECODER
MICRO-
CONTROLLER
INTERFACE
VOLTA GE
BUFFER
HF AND LF CAPTURE
SAA7379
.This text is here in
force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
rce landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
PRESCALER
PROGRAMMABLE
COUNTER
STABILIZER
WINDOW
DETECTOR
LAST-STATION
MEMORY
AM/FM
INDICATOR
IN-LOCK
DETECTOR
FM
DETECTOR
PILOT
DETECTOR
CHARGE
PUMP
MULTIPLEXER
CRYSTAL
OSCILLATOR
SHIFT REGISTER
FM
FRONT-END
FM
OSCILLATOR
FM
IF2
FM
IF1
FM
MIXER
SEQUENTIAL
CIRCUIT
STATUS
REGISTER
AM
FRONT-END
AM
OSCILLATOR
AM
DETECTOR
V/I
CONVERTER
AM
MIXER
AM
IF
AGC
AFC
hard mute
level
PLL
DECODER
MATRIX
SDS
MUTE
up
down
level
RFGND
DATA
US-CLOCK
TE-ENABLE
FM-RFI
VSTAB(A)
VSTAB(B)
AM-RFI
XTAL
RIPPLE
25
23
1
26
30
31
2
AGC
AM-IFI/O2
AM-MIXER
AMOSC
AM-IFI1
6
40
41
36
44
8
22
32
20
19
13
15
14
9
12
24
16
18
17
39
37
33
35
3
5
38
43
42
28
27
29
34
7
21
10
11
4
MO/ST
AFRO
MUTE
AFC(n)
AFC(p)
AFC
VCO
LFI
PILFIL
AFLO
stereo
stereo
mono
38 kHz
19 kHz
FM-IFI1
FM-IFI2
FM-IFO1
FM-MIXER
FMOSC
FM-RFO
VCC1
VDDD
TEA5757;
TEA5759
FM
AM
DGND
P1
P0
TUNE
RFGND
MPXI
AFO
VCC2
IFGND
FSI
FMDEM
MHA111
BLOCK DIAGRAM OF INTEGRATED CIRCUIT
SELF TUNED RADIO TEA5757
Содержание MC150/21
Страница 13: ...SET BLOCK DIAGRAM 5 1 5 1 ...
Страница 14: ...5 2 5 2 SET WIRING DIAGRAM ...
Страница 15: ...6 1 6 1 CIRCUIT DIAGRAM LCD HP KEY RECTIFIER BOARD ...
Страница 17: ...6 3 LAYOUT DIAGRAM POWER BOARD COMPONENT LAYOUT SMD LAYOUT 6 3 ...
Страница 18: ...7 1 CIRCUIT DIAGRAM CD BOARD 7 1 ...
Страница 19: ...7 2 7 2 LAYOUT DIAGRAM CD BOARD COMPONENT LAYOUT LAYOUT DIAGRAM CD BOARD SMD LAYOUT ...
Страница 20: ...CIRCUIT DIAGRAM MAIN BOARD 8 1 8 1 ...
Страница 21: ...CIRCUIT DIAGRAM MAIN BOARD TUNER PART 8 2 8 2 ...
Страница 22: ...8 3 8 3 LAYOUT DIAGRAM MAIN BOARD COMPONENT LAYOUT LAYOUT DIAGRAM MAIN BOARD SMD LAYOUT ...