EN 212
3139 785 31681
9.
Circuit- and IC Description
PIN DESCRIPTION
p
Mnemonic
Input/Output Function
DGND
G
Digital Ground.
AGND
G
Analog Ground.
CLKIN_A
I
Pixel Clock Input for HD (74.25 MHz Only, PS Only (27 MHz), SD Only (27 MHz).
CLKIN_B
I
Pixel Clock Input. Requires a 27 MHz reference clock for progressive scan mode or a 74.25 MHz (74.1758
MHz) reference clock in HDTV mode. This clock is only used in dual modes.
COMP1,
COMP2
O
Compensation Pin for DACs. Connect 0.1 μF capacitor from COMP pin to V
AA
.
DAC A
O
CVBS/Green/Y/Y Analog Output.
DAC B
O
Chroma/Blue/U/Pb Analog Output.
DAC C
O
Luma/Red/V/Pr Analog Output.
DAC D
O
In SD Only Mode: CVBS/Green/Y Analog Output; in HD Only Mode and Simultaneous HD/SD Mode:
Y/Green [HD] Analog Output.
DAC E
O
In SD Only Mode: Luma/Blue/U Analog Output; in HD Only Mode and Simultaneous HD/SD Mode: Pr/Red
Analog Output.
DAC F
O
In SD Only Mode: Chroma/Red/V Analog Output; in HD Only Mode and Simultaneous HD/SD Mode:
Pb/Blue [HD] Analog Output.
P_HSYNC
I
Video Horizontal Sync Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
P_VSYNC
I
Video Vertical Sync Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
P_BLANK
I
Video Blanking Control Signal for HD in Simultaneous SD/HD Mode and HD Only Mode.
S_BLANK
I/O
Video Blanking Control Signal for SD Only.
S_HSYNC
I/O
Video Horizontal Sync Control Signal for SD Only.
S_VSYNC
I/O
Video Vertical Sync Control Signal for SD Only.
Y7 to Y0
I
SD or Progressive Scan/HDTV Input Port for Y Data. Input port for interleaved progressive scan data. The
LSB is set up on Pin Y0.
C7 to C0
I
Progressive Scan/HDTV Input Port 4:4:4 Input Mode. This port is used for the Cb [Blue/U] data. The LSB is
set up on Pin C0.
S7 to S0
I
SD or Progressive Scan/HDTV Input Port for Cr [Red/V] data in 4:4:4 input mode. LSB is set up on Pin S0.
RESET
I
This input resets the on-chip timing generator and sets the ADV7322 into default register setting. RESET is
an active low signal.
R
SET1
, R
SET2
I
A 3040 Ω resistor must be connected from this pin to AGND and is used to control the amplitudes of the
DAC outputs.
SCLK
I
I
2
C Port Serial Interface Clock Input.
SDA
I/O
I
2
C Port Serial Data Input/Output.
ALSB
I
TTL Address Input. This signal sets up the LSB of the I
2
C address. When this pin is tied low, the I
2
C filter is
activated, which reduces noise on the I
2
C interface.
V
DD_IO
P
Power Supply for Digital Inputs and Outputs.
V
DD
P
Digital Power Supply.
V
AA
P
Analog Power Supply.
V
REF
I/O
Optional External Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).
EXT_LF
I
External Loop Filter for the Internal PLL.
RTC_SCR_TR I
Multifunctional Input. Real time control (RTC) input, timing reset input, subcarrier reset input.
I
2
C
I
This input pin must be tied high (V
DD_IO
) for the ADV7322 to interface over the I
2
C port.
GND_IO
Digital Input/Output Ground.
TEST0 to
TEST5
I
Not used. Tie to DGND
Содержание DVDR9000H/10
Страница 135: ...EN 135 3139 785 31681 6 Block Diagrams Waveforms Wiring Diagram Waveforms of HDMI Board F111 P H_SYNC F112 P V_SYNC ...
Страница 186: ...EN 186 3139 785 31681 7 Circuit Diagrams and PWB Layouts DTTM Top Component View 123_4406_132_1 pdf 2004 04 28 ...
Страница 187: ...EN 187 3139 785 31681 DTTM Bottom Component View 7 Circuit Diagrams and PWB Layouts 123_4406_132_2 pdf 2004 04 28 ...
Страница 188: ...EN 188 3139 785 31681 7 Circuit Diagrams and PWB Layouts Notes ...
Страница 205: ...EN 205 3139 785 31681 9 Circuit and IC description IC7203 NJM2267M Dual Video 6dB Amplifier BLOCK DIAGRAM Figure 9 14 ...
Страница 209: ...EN 209 3139 785 31681 9 Circuit and IC description IC TMP87PM74ZFG Microprocessor PIN CONFIGURATION Figure 9 18 ...