Page 225
T
5CL8
19.2 Command Sequence
The command sequence in the MCU and the serial PROM modes consists of six commands (JEDEC compatible),
as shown in Table 19-2. Addresses specified in the command sequence are recognized with the lower 12 bits
(excluding BA, SA, and FF7FH used for security program). The upper 4 bits are used to specify the flash memory
area, as shown in Table 19-3.
Note 1: Set the address and data to be written.
Note 2: The area to be erased is specified with the upper 4 bits of the address.
19.2.1 Byte Program
This command writes the flash memory for each byte unit. The addresses and data to be written are specified
in the 4th bus write cycle. Each byte can be programmed in a maximum of 40
µ
s. The next command sequence
cannot be executed until the write operation is completed. To check the completion of the write operation, per-
form read operations repeatedly until the same data is read twice from the same address in the flash memory.
During the write operation, any consecutive attempts to read from the same address is reversed bit 6 of the data
(toggling between 0 and 1).
Note:To rewrite data to Flash memory addresses at which data (including FFH) is already written, make sure to
erase the existing data by "sector erase" or "chip erase" before rewriting data.
19.2.2 Sector Erase (4-kbyte Erase)
This command erases the flash memory in units of 4 kbytes. The flash memory area to be erased is specified
by the upper 4 bits of the 6th bus write cycle address. For example, in the MCU mode, to erase 4 kbytes from
7000H to 7FFFH, specify one of the addresses in 7000H-7FFFH as the 6th bus write cycle. In the serial PROM
mode, to erase 4 kbytes from 7000H to 7FFFH, set FLSCR<BANKSEL> to "0" and then specify one of the
addresses in F000H-FFFFH as the 6th bus write cycle. The sector erase command is effective only in the MCU
and serial PROM modes, and it cannot be used in the parallel PROM mode.
Table 19-2 Command Sequence
Command
Sequence
1st Bus Write
Cycle
2nd Bus Write
Cycle
3rd Bus Write
Cycle
4th Bus Write
Cycle
5th Bus Write
Cycle
6th Bus Write
Cycle
Address
Data
Address
Data
Address
Data
Address
Data
Address
Data
Address
Data
1
Byte program
555H
AAH
AAAH
55H
555H
A0H
BA
(Note 1)
Data
(Note 1)
-
-
-
-
2
Sector Erase
(4-kbyte Erase)
555H
AAH
AAAH
55H
555H
80H
555H
AAH
AAAH
55H
SA
(Note 2)
30H
3
Chip Erase
(All Erase)
555H
AAH
AAAH
55H
555H
80H
555H
AAH
AAAH
55H
555H
10H
4
Product ID Entry
555H
AAH
AAAH
55H
555H
90H
-
-
-
-
-
-
5
Product ID Exit
XXH
F0H
-
-
-
-
-
-
-
-
-
-
Product ID Exit
555H
AAH
AAAH
55H
555H
F0H
-
-
-
-
-
-
6
Security Program
555H
AAH
AAAH
55H
555H
A5H
FF7FH
00H
-
-
-
-
Table 19-3 Address Specification in the Command Sequence
Operating Mode
FLSCR
<BANKSEL>
Specified Address
MCU mode
Don’t care
1***H-F***H
Serial PROM mode
0
(BANK0)
9***H-F***H
1
(BANK1)
8***H-F***H
Содержание CEM2100/00
Страница 2: ...2 ...
Страница 3: ...BLOCK DIAGRAM ...
Страница 4: ...WIRING DIAGRAM 4 ...
Страница 5: ...CIRCUIT DIAGRAM MAIN BOARD 5 ...
Страница 6: ...6 ...
Страница 7: ......
Страница 11: ...PCB LAYOUT MAIN BOARD TOP SIDE VIEW 11 ...
Страница 12: ...PCB LAYOUT MAIN BOARD BOTTOM SIDE VIEW 12 ...
Страница 13: ...PCB LAYOUT PANEL BOARD TOP SIDE VIEW ...
Страница 14: ...14 PCB LAYOUT PANEL BOARD BOTTOM SIDE VIEW ...
Страница 15: ...PCB LAYOUT REMOTE BOARD TOP SIDE VIEW 15 ...
Страница 16: ...PCB LAYOUT REMOTE BOARD BOTTOM SIDE VIEW 16 ...
Страница 17: ...PCB LAYOUT TUNER BOARD TOP SIDE VIEW 17 ...
Страница 18: ...PCB LAYOUT TUNER BOARD BOTTOM SIDE VIEW 18 ...
Страница 19: ...PCB LAYOUT SD BOARD TOP SIDE VIEW ...
Страница 20: ...20 PCB LAYOUT CD CONNECTOR TOP SIDE VIEW ...
Страница 21: ...PCB LAYOUT ISO BOARD BOTTOM SIDE VIEW 21 ...
Страница 22: ...22 SET EXPLODER VIEW DRAWING ...
Страница 23: ...1 of 2 CEM2100 Trouble shooting Trouble shooting Trouble shooting Trouble shooting ...
Страница 33: ...7 0 6SHFLILFDWLRQ 6 VWHP EORFN GLDJUDP ...
Страница 110: ...7 0 6SHFLILFDWLRQ 5HYLVLRQ KLVWRU 2 2 s u 2 u 2 7 t 2 2 2 S S 5 2 v 2 2 ...
Страница 111: ...8 Bit Microcontroller TLCS 870 C Series T5CL8 ...
Страница 113: ...Revision History Date Revision 2008 7 31 1 First Release ...
Страница 114: ......
Страница 122: ...viii ...
Страница 126: ...Page 4 1 3 Block Diagram T5CL8 1 3 Block Diagram Figure 1 2 Block Diagram ...
Страница 130: ...Page 8 1 4 Pin Names and Functions T5CL8 ...
Страница 155: ...Page 33 T5CL8 ...
Страница 156: ...Page 34 2 Operational Description 2 3 Reset Circuit T5CL8 ...
Страница 186: ...Page 64 5 I O Ports 5 8 Port P7 P77 to P70 T5CL8 ...
Страница 194: ...Page 72 6 Watchdog Timer WDT 6 3 Address Trap T5CL8 ...
Страница 214: ...Page 92 8 16 Bit TimerCounter 1 TC1 8 3 Function T5CL8 ...
Страница 270: ...Page 148 12 Asynchronous Serial interface UART1 12 9 Status Flag T5CL8 ...
Страница 280: ...Page 158 13 Asynchronous Serial interface UART2 13 9 Status Flag T5CL8 ...
Страница 332: ...Page 210 16 Serial Bus Interface I2C Bus Ver D SBI 16 6 Data Transfer of I2C Bus T5CL8 ...
Страница 342: ...Page 220 17 10 bit AD Converter ADC 17 6 Precautions about AD Converter T5CL8 ...
Страница 354: ...Page 232 19 Flash Memory 19 4 Access to the Flash Memory Area T5CL8 ...
Страница 388: ...Page 266 21 Input Output Circuit 21 2 Input Output Ports T5CL8 ...
Страница 397: ...Page 275 T5CL8 23 Package Dimensions LQFP64 P 1010 0 50D Rev 01 Unit mm ...
Страница 398: ...Page 276 23 Package Dimensions T5CL8 ...
Страница 400: ......
Страница 403: ...TC94B14MFG 2010 01 12 3 Pin Layout and Block Diagram Top View Pin Layout Top View TC94B14MFG Top View TEST1 ...
Страница 428: ...TC94B14MFG 2010 01 12 28 Package LQFP80 P 1212 0 50F Weight 0 6 g Typical ...