Philips 32PFL7332/93 Скачать руководство пользователя страница 94

Страница: 94 / 109

Circuit Descriptions, Abbreviation List, and IC Data Sheets

9.7

1080p Panel (if present)

In the LC7.x chassis with 1080p full-HD LCD panel (e.g. the
42PFL7662D), an extra module called “1080p panel” is
needed, because the main video processor supports only
“single LVDS”, while the full HD LCD panel requires “dual
LVDS”.
On this panel, a “Genesis” scaler IC performs the processing.
The input is a “single LVDS” signal from the Trident video
processor, while the output is a “dual LVDS” signal for the HD
display.
Communication is done via I2C, and controlled by the Reneas
microprocessor on the SSB.

Figure 9-8 1080p block diagram

Some features of the board are:
•

Single LBVDS input, dual LVDS output.

•

LVDS output enable/disable.

•

Hue, saturation, and flesh tone adjustment (= skin tone).

•

Brightness and contrast adjustment.

•

Motion adaptive de-interlacer (in 1080i).

•

Supported SD formats:
–

HDMI and YPbPr: 480i&p, 576i&p (50 and 60 Hz).

•

Supported HD 720p formats:
–

HDMI and YPbPr: 720p (50 and 60 Hz).

•

Supported HD 1080i formats:
–

HDMI: 1080i (50 and 60 Hz).

–

YPbPr: 1080i (50, 59.94, and 60 Hz).

•

Supported HD 1080p formats:
–

HDMI and YPbPr: 1080p (25 and 30 Hz).

•

Upgradable software (via UART). Please refer to chapter 5
and/or ComPair.

9.8

Audio Processing

The audio decoding is done entirely via the Multistandard
Sound Processor (MSP) 4450P (item 7411).
This processor covers the processing of both analogue and
(NICAM) digital input signals by processing the (analogue) IF
signal-in to processed (analogue) AF-out (baseband audio). An
internal 40 ms (stereo) audio delay line (LIP SYNC) is foreseen
and therefore no external delay line is necessary.

All internal clock signals are derived from an external
18.432 MHz oscillator, which, in NICAM or I

S-mode, on its

turn is locked to the corresponding source.

The following functionality is included:
•

Automatic Standard Detection (ASD) automatically detects
the actual broadcasted TV standard

•

Automatic Sound Select (ASS) automatically switches
(without any I

C-bus action) between mono/stereo/

bilingual mode when the broadcast mode changes.

9.8.1

Audio Application

Figure 9-9 Block diagram audio processing

In AP applications, the MSP features:
•

Sound IF input for signals coming from the analogue front-
end

•

Three I

S-inputs for signals (“DATA”, “CLK” and “WS”)

coming from the HDMI interface

•

Five analogue inputs: for CVI1, CVI2, AV1, AV2, DTV
(China) and PC audio

•

Loudspeaker output path

•

Headphone output path

•

Monitor output path (WYSIWYG).

Digital audio signals coming from HDMI sources are directly
fed to the MSP via the I2S_DA_IN3, I2S_WS3 and I2S_CL3
lines. This ensures a “true digital path”.
In case of reception of digital TV signals, a multiplexer is used
to switch between China DTV or DVI2 audio. In China sets, the
audio signal coming from the DTV module is in analogue
format. The output from the multiplexer is fed to the MSP via
the SC5-input.

In both applications, the microprocessor (item 7311) controls
the audio part with the following control lines:
•

MUTEn: used to mute the Class D amplifiers

•

ANTI_PLOP: used to detect any DC failure in the Class D
amplifiers

•

DC_PROT: used to detect any DC failure in the Class D
amplifiers.

9.8.2

Audio Amplifier

The audio amplifier is an integrated class-D amplifier
(TDA8932T, item 7A01). It combines a good performance with
a high efficiency, resulting in a big reduction in heat generation.

Principle

Figure 9-10 Principle Class-D Amplifier

The Class D amplifier works by varying the duty cycle of a
Pulse Width Modulated (PWM) signal.

G_16860_093.eps

160307

THINE

LVDS RX

4x32Mb

DDR

512kB
FLASH

RBG 24BIT

32kb