background image

NCP1608BOOSTGEVB

http://onsemi.com

24

Table 6. SUMMARY OF BOOST EQUATIONS 

 Components are identified in Figure 3 

Input rms Current

Iac

+

P

out

h

@

Vac

h

 (the efficiency of only the PFC

stage) is generally in the range of 90

 95%. Vac is the rms ac line input

voltage.

Inductor Peak Current

I

L(peak)

+

2

Ǹ @

2

@

P

out

h

@

Vac

The maximum inductor peak current

occurs at the minimum line input

voltage and maximum output power.

Inductor Value

L

v

Vac

2

@

ǒ

V

out

2

Ǹ

*

Vac

Ǔ

@

h

2

Ǹ @

V

out

@

P

out

@

f

SW(MIN)

f

SW(MIN)

 is the minimum desired

switching frequency. The maximum

L is calculated at both the minimum

line input voltage and maximum line

input voltage.

On Time

t

on

+

2

@

L

@

P

out

h

@

Vac

2

The maximum on time occurs at the

minimum line input voltage and

maximum output power.

Off Time

t

off

+

t

on

V

out

Vac

@

Ť

sin

q

Ť

@

2

Ǹ *

1

The off time is a maximum at the

peak of the ac line voltage and ap-

proaches zero at the ac line zero

crossings. Theta (

q

) represents the

angle of the ac line voltage.

Switching Frequency

f

SW

+

Vac

2

@

h

2

@

L

@

P

out

@

ǒ

1

*

Vac

@

|sin

q

|

@

2

Ǹ

V

out

Ǔ

On Time Capacitor

Ct

w

2

@

P

out

@

L

MAX

@

I

charge

h

@

Vac

LL

2

@

V

Ct(MAX)

Where Vac

LL

 is the minimum line in-

put voltage and L

MAX

 is the maxim-

um inductor value. I

charge

 and

V

Ct(MAX)

 are shown in the specifica-

tion table.

Inductor Turns to ZCD

Turns Ratio

N

B

: N

ZCD

v

V

out

*

ǒ

2

Ǹ @

Vac

HL

Ǔ

V

ZCD(ARM)

Where Vac

HL

 is the maximum line

input voltage. V

ZCD(ARM)

 is shown in

the specification table.

Resistor from ZCD

Winding to the ZCD pin

R

ZCD

w

2

Ǹ @

Vac

HL

I

ZCD(MAX)

@

(N

B

: N

ZCD

)

Where I

ZCD(MAX)

 is maximum rated

current for the ZCD pin (10 mA).

Output Voltage and

Output Divider

V

out

+

V

REF

@

ǒ

R

out1

@

R

out2

)

R

FB

R

out2

@

R

FB

)

1

Ǔ

R

out1

+

V

out

I

bias(out)

R

out2

+

R

out1

@

R

FB

R

FB

@

ǒ

V

out

V

REF

*

1

Ǔ

*

R

out1

Where V

REF

 is the internal refer-

ence voltage and R

FB

 is the pull

down resistor used for FPP. V

REF

and R

FB

 are shown in the specifica-

tion table. I

bias(out)

 is the bias cur-

rent of the output voltage divider.

Output Voltage OVP

Detection and Recovery

V

out(OVP)

+

V

OVP

V

REF

@

V

REF

@

ǒ

R

out1

@

R

out2

)

R

FB

R

out2

@

R

FB

)

1

Ǔ

V

out(OVPL)

+

ǒ

ǒ

V

OVP

V

REF

@

V

REF

Ǔ

V

OVP(HYS)

Ǔ

@

ǒ

R

out1

@

R

out2

)

R

FB

R

out2

@

R

FB

)

1

Ǔ

V

OVP

/V

REF

 and V

OVP(HYS)

 are

shown in the specification table.

Output Voltage Ripple and

Output Capacitor Value

C

bulk

w

P

out

2

@

p

@

V

ripple(peak

peak)

@

f

line

@

V

out

V

ripple(peak

peak)

t

2

@

ǒ

V

out(OVP)

*

V

out

Ǔ

Where f

line

 is the ac line frequency

and V

ripple(peak

peak)

 is the peak

to

peak output voltage ripple. Use f

line

= 47 Hz for universal input worst

case.

Output Capacitor rms

Current

I

C(RMS)

+

2

Ǹ @

32

@

P

out

2

9

@

p

@

Vac

@

V

out

@

h

2

*

I

load(RMS)

2

Ǹ

Where I

load(RMS)

 is the rms load cur-

rent.

Содержание NCP1608BOOSTGEVB

Страница 1: ...es the stress on the power delivery infrastructure Government regulations and utility requirements mandate control over line current harmonic content Active PFC circuits are the most popular method to...

Страница 2: ...gh precision error amplifier and low standby current consumption For detailed information on the operation of the NCP1608 please refer to NCP1608 D at www onsemi com A CrM boost pre converter featurin...

Страница 3: ...d Understanding of CrM Boost PFC Circuits Available at www onsemi com AND8123 Power Factor Correction Stages Operating in Critical Conduction Mode AND8016 Design of Power Factor Correction Circuits Us...

Страница 4: ...the ZCD Turns Ratio To activate the ZCD detector of the NCP1608 the ZCD turns ratio is sized such that at least VZCD ARM 1 55 V maximum is applied to the ZCD pin during all operating conditions see Fi...

Страница 5: ...voltage signal is delayed before it is applied to the FB pin due to the time constant set by Rout1 and the FB pin capacitance Rout1 must not be sized too large or this delay may cause overshoots of th...

Страница 6: ...ened UVP Fault Ct offset VEAH VUVP VREF VFB VControl Vout Vout VCC VCC off VCC on DESIGN STEP 6 Size the Power Components The power components are sized such that there is sufficient margin to sustain...

Страница 7: ...If CVcc is selected as a 47 mF capacitor and Rstart is selected as 660 kW tstartup is equal to tstartup 47 m 12 2 85 660 k 24 m 3 57 s Once VCC reaches VCC on the internal references and logic of the...

Страница 8: ...t and recovery 2 Startup Bypass Rectifier A rectifier is connected from Vin to Vout Figure 10 This bypasses the inductor and diverts the startup current directly to Cbulk Cbulk is charged to the peak...

Страница 9: ...ditions The measurement setup using a network analyzer is shown in Figure 12 Ch A High Voltage 450 V Isolation Probe Ch B High Voltage 450 V Isolation Probe Figure 12 Gain Phase Measurement Setup for...

Страница 10: ...tor from Vin to Ct as shown in Figure 14 The resistor current ICTUP is proportional to the instantaneous line voltage and is summed with Icharge to increase the charging current of Ct ICTUP is maximum...

Страница 11: ...e is disabled and Vout decreases 4 As Vout decreases VControl increases 5 The sequence repeats Figure 17 depicts the sequence Figure 17 Required On Time Less Than the Minimum On Time DRV Ct offset VCo...

Страница 12: ...ation delay is calculated using Equation 27 RCT tdelay Ct eq 27 The NCP1608 datasheet specifies the maximum tPWM as 130 ns tgate is a dependent on the gate charge of the MOSFET and RDRV For this demo...

Страница 13: ...nd efficiency Figure 26 All measurements are performed with the following conditions After the board is operated at full load and minimum line input voltage for 30 minutes At an ambient temperature of...

Страница 14: ...e 25 PF vs Input Voltage Figure 26 Efficiency vs Input Voltage Vin Vac Vin Vac 290 255 220 185 150 115 80 0 90 0 91 0 92 0 94 0 96 0 97 0 98 1 00 290 255 220 185 150 115 80 90 92 94 96 98 100 THD HARM...

Страница 15: ...r with no load as shown in Figure 28 The NCP1608 detects an OVP fault when Vout reaches 421 V and restarts when Vout decreases to 410 V Vin 50V div Iin 1A div Vout 10V div ac coupled Figure 27 Input C...

Страница 16: ...aximum input voltage the crossover frequency is 10 Hz and the phase margin is 53 Figure 29 Frequency Response Vin 85 Vac 60 Hz Iout 250 mA 1 10 100 100 80 60 40 20 0 20 40 60 80 100 GAIN dB 150 120 90...

Страница 17: ...shown in Figure 31 If J1 is removed during operation the drive is disabled as shown in Figure 32 J1 is for FPP evaluation purposes only and should not be included in manufactured systems Figure 31 Sta...

Страница 18: ...following components as close as possible to the NCP1608 a Ct capacitor b VCC decoupling capacitor c Control pin compensation components 2 Minimize trace length especially for high current loops 3 Use...

Страница 19: ...ramic SMD 50 V 0 1 mF 10 1206 Yageo CC1206KRX7R9BB104 Yes D1 1 Diode Switching 100 V SOD123 ON Semiconductor MMSD4148T1G No DAUX 1 Diode Zener 18 V SOD123 ON Semiconductor MMSZ4705T1G No DBOOST 1 Diod...

Страница 20: ...r SMD 0 W 1206 Vishay CRCW12060000Z0EA Yes RCTUP1 RCTUP2 2 Resistor 0 25 W Axial 750 kW 5 Axial Yageo CFR 25JB 750K Yes RDRV 1 Resistor SMD 10 W 1 1206 Vishay CRCW120610R0FKEA Yes RO1A RO1B 2 Resistor...

Страница 21: ...NCP1608BOOSTGEVB http onsemi com 21 LAYOUT Figure 34 Top View of the Layout Figure 35 Bottom View of the Layout...

Страница 22: ...then check the output voltage VOUT using the corresponding multimeter Verify it is within the limits of Table 5 11 Measure power factor PF and input power PIN using the power analyzer 12 Measure the p...

Страница 23: ...NCP1608BOOSTGEVB http onsemi com 23 Figure 36 Test Setup...

Страница 24: ...inductor value Icharge and VCt MAX are shown in the specifica tion table Inductor Turns to ZCD Turns Ratio NB NZCD v Vout 2 VacHL VZCD ARM Where VacHL is the maximum line input voltage VZCD ARM is sho...

Страница 25: ...Typicals must be validated for each customer application by customer s technical experts SCILLC does not convey any license under its patent rights nor the rights of others SCILLC products are not de...

Отзывы: