UM10741
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
User manual
Rev. 1 — 1 April 2014
18 of 61
NXP Semiconductors
UM10741
Fm+ development kit OM13320
During programming or at other times it may be necessary to reset the MCU, by briefly
shorting JP4 (see
Figure 15
).
Remark:
An MCU Reset is not the same as an I
2
C Bus Reset. Resetting the MCU will not
affect the I
2
C-bus, unless the MCU firmware is designed to issue an I
2
C Bus Reset when
it is reset.
MCU Port0 and Port1 provide most of the signals used by the Fm+ Development Board
(OM13260), see
Figure 16
and
Figure 17
. I
2
C Bus1 is connected to the MCU Port0 via
RC edge rate control networks that provide bus fall time control (SCL1: R42 and C18;
SDA1: R43 and C17).
Fig 14. MCU SWD interface
Fig 15. MCU SWD interface section
aaa-011874
R38
10 kΩ
JP4-1
LPC SWD PROG CONNECTOR
R37
100 kΩ
JP4-2
RST
GND
+3V3
+3V3
GND
MCU_SCLK
SWDIO
SWD_RESET
CN19-10
CN19-9
CN19-8
CN19-7
CN19-6
CN19-5
CN19-4
CN19-3
CN19-2
CN19-1