NXP Semiconductors MIMXRT595, Руководство пользователя по оборудованию

Страница: 31 / 35

Table 16. PMod connections
PMOD Pin Circuit Reference RT595 Port
Pin 1 RT_P1_14_SPI_SS0 P1_14
Pin 2 BRIDGE_INTR_ISP P3_28
Pin 3 RT_P1_13_SPI_MOSI P1_13
Pin 4 RT_P0_3_FC0_CTS P0_3
Pin 5 RT_P1_12_SPI_MISO P1_12
Pin 6 RT_P0_15_FC2_SCL P0_15
Pin 7 RT_P1_11_SPI_CLK P1_11
Pin 8 RT_P0_16_FC2_SDA P0_16
Pins 9, 10 GND n/a
Pins 11, 12 VDD_PMOD VCC_1V8 (JS9)
9.3 I3C header
This header (J18) provides generic access to the I3C interface of the RT595 along with a ground signal. This signals are shared
with the codec and amplifier.
9.4 USART header
Header JP25 is provided as a convenient way to use the USART with a serial to USB cable. Flexcomm 0 ports (P0_1 and P0_2)
are used for this feature, since these ports are assigned for UART ISP mode. These ports are shared with the Link2 debug
probe (LPC4322).
When using this header ensure to disable the connection to the Link2. Disconnect JS27 and short JP4.
NOTE
9.5 High-speed SPI header
Header JP26 provides generic access to the high-speed SPI interface of the RT595 along with a ground signal.
9.6 Additional expansion header
Table 17 shows the pinout for the additional 10-pin header J47.
Table 17. J47 Header pinout
Header pin RT595 port
Pin 1 DCDC_3V3
Pin 2 GND
Pin 3 NC
Table continues on the next page...
NXP Semiconductors
Expansion headers
MIMXRT595 EVK Board Hardware User's Guide, Rev. 0, 02/2021
User's Guide 31 / 35