
2.8 MIPI-CSI connectors (J802)
The i.MX 8M Nano UL processor supports one 4-lane MIPI-CSI. The MiniSAS connector is designed to support camera with
dedicated pin definition. The connector is as shown in
and camera accessory board is available separately. The full list
can be found at
2.9 Ethernet connector (J501)
The Ethernet subsystem of the EVK is provided by the Qualcomm AR8031 Ethernet Transceiver (U501). The Ethernet
Transceiver (or PHY) receives standard RGMII Ethernet signals from the MAC-NET core of the i.MX 8M Nano UL. The processor
handles all Ethernet protocols at the MAC layer and above. The PHY is only responsible for the Link Layer formatting. The Ethernet
connector (J501) integrates Magnetic transformer inside, so it cannot be directly connected to AR8031 (U501).
Each EVK board has a unique MAC address, which is burned into i.MX 8M Nano UL by Fuse. A label with the unique MAC address
is placed on the connector for reference.
2.10 USB connector (J301, J302)
The i.MX 8M Nano UL Applications Processors contain one USB 2.0 OTG controller, with one integrated USB PHY. There are
two USB Type-C connectors on the EVK board, but only Port1 can support Host and Device Mode.
J301 is connected to USB1 interface of i.MX 8M Nano UL, which can act as the download port of the EVK.
J302 is the power supply port of the EVK.
2.11 Wi-Fi/Bluetooth (U9)
The EVK has a Wi-Fi/Bluetooth module AW-CM358SM on the 8MNANOD3L-CPU board. The module is NXP 88W8987 based,
contains SDIO3.0, UART, PCM interface, and can support 802.11a/b/g/n/ac, Bluetooth 5.0. The 2.4/5 G antenna is stuck to the
edge of the Base Board with a coaxial cable connected to the CPU Board.
2.12 Audio Line output (J401)
The EVK uses a high-quality Stereo DAC WM8524 (U401), which can support 24 bit I2S data and 192 KHz sampling rate. The Line
output of WM8524 is 2Vrms, not like common headphone output 1 Vrms. Developers must be very careful about this interface.
The Line output connector (J401) is a 3.5 mm 4-pole (or TRRS) phone jack.
The Audio Line output connector is designed for active speaker with a power amplifier. To connect it with a
headphone, make sure that the headphone has volume control functionality and set the headphone’s volume
properly before wearing it. Do not plug in the non-volume-control headphone directly. The audio output volume may
be too high for non-volume-control headphone and may damage it.
NOTE
2.13 Audio Card connector (J1001)
One 60-pin FPC connector (J1001) is provided on the EVK to support audio card connection, and the developers can use the audio
card to perform audio features development.
There is no SAI1 from the i.MX 8M Nano UL processor, so AK4458/AK4497 can’t be enabled on audio card.
NOTE
2.14 JTAG connector (J902)
The i.MX 8M Nano UL Applications Processor has four JATG signals on dedicated pins, and one HW reset input signal
POR_B. Those signals are directly connected to the 10-pin 1.27 mm JTAG connector J902. The four JTAG signals used by the
processor are:
• JTAG_TCK TAP Clock
NXP Semiconductors
Specifications
i.MX 8M Nano UltraLite DDR3L Evaluation Kit Hardware User's Guide, Rev. 0, March 2, 2021
User's Guide
10 / 17