
PAMS
Technical Documentation
NSE–5
System Module
Page 2 – 54
Issue 1 07/99
Frequency Synthesizers
LO to GSM1800
LO to GSM900
Figure 16.
Frequency Synthesisers
Both the UHF- and the VHF-VCO are locked with PLLs to a stable
frequency source, which is a VCTCXO-module (Voltage Controlled
Temperature Compensated Crystal Oscillator). The VCTCXO is running at
13 MHz and is locked to the frequency of the base station by means of an
AFC (Automatic Frequency Control).
The UHF PLL is common for both systems and is located in the SUMMA
except for an external UHF–VCO. The part in the SUMMA includes a
64/65 (P/P+1) prescaler, a N- and A-divider, a reference divider, a phase
detector and a charge pump for the external loop filter. The UHF–VCO is
running at 2 GHz. The UHF local oscillator signal is generated by first
dividing the UHF-VCO signal by two in the CRFU3 prescaler. After that the
signal is fed to the SUMMA prescaler. The latter prescaler is a dual
modulus divider. The output of the prescaler is fed to N- and A-divider,
which produce the input to the phase detector. The phase detector
compares this signal to the reference signal, which is derived by dividing
the output from the VCTCXO.
The output of the phase detector is connected to the charge pump, which
charges or discharges the integrator capacitor in the loop filter in
accordance with the phase difference between the measured frequency
and the reference frequency. The loop filter serves to filter the voltage
across the integrator capacitor and generates a DC voltage that controls
the frequency of UHF-VCO. The loop filter defines the step response of
the PLL (settling time) and effects the stability of the loop. To preserve the
stability of the loop a resistor is included for phase compensation. Other
filter components are for sideband rejection.
The dividers are controlled via the serial bus. SDATA is for data, SCLK is
the serial clock for the bus and SENA1 is a latch enable, which enables
Содержание NSE-5 Series
Страница 5: ...PAMS Technical Documentation NSE 5 Series Transceivers Issue 1 07 99 Chapter 1 General Information...
Страница 15: ...NSE 5 Series Transceivers PAMS Technical Documentation Issue 1 07 99 Chapter 2 System Module...
Страница 96: ...PAMS Technical Documentation NSE 5 System Module Page 2 82 Issue 1 07 99 This page intentionally left blank...
Страница 97: ...PAMS Technical Documentation Issue 1 07 99 Mechanical Assembly...
Страница 98: ...PAMS Technical Documentation NSE 5 Mechanical Assembly Page 2 2 Issue 1 07 99 Exploded View of NSE 5...
Страница 100: ...PAMS Technical Documentation NSE 5 Mechanical Assembly Page 2 4 Issue 1 07 99 This page intentionally left blank...
Страница 101: ...NSE 5 Series Transceivers PAMS Technical Documentation Issue 1 07 99 Service Software Instructions...
Страница 195: ...NSE 5 Series Transceivers PAMS Technical Documentation Issue 1 07 99 Service Tools...
Страница 219: ...PAMS Technical Documentation NSE 5 Series Transceivers Issue 1 07 99 Disassembly Instructions...
Страница 220: ...PAMS Technical Documentation NSE 5 Disassembly Instructions Page 2 Issue 1 07 99 This page intentionally left blank...
Страница 227: ...NSE 5 Series Transceivers PAMS Technical Documentation Issue 1 07 99 Troubleshooting...
Страница 266: ...PAMS Technical Documentation NSE 5 Troubleshooting Page 40 Issue 1 07 99 This page intentionally left blank...
Страница 267: ...PAMS Technical Documentation Original 11 97 HFU 2 Handsfree Unit...
Страница 274: ...PAMS Technical Documentation HFU 2 Handsfree Unit Page 8 Original 11 97 Exploded View of HFU 2 3 2 4 5 1...
Страница 281: ...NS 3 5 Series Transceivers PAMS Technical Documentation Issue 1 07 99 Non Serviceable Accessories...
Страница 303: ...Programmes After Market Services NSE 5 Series Transceivers Issue 1 07 99 CARK 64 91 Installation Guides...
Страница 316: ...NSE 5 Schematics Layouts V13 A 2 Page Draft 05 RF and BB Interconnections...
Страница 317: ...NSE 5 Schematics Layouts V13 A 3 Page Draft 05 Baseband Block...
Страница 318: ...NSE 5 Schematics Layouts V13 A 4 Page Draft 05 Audio...
Страница 319: ...NSE 5 Schematics Layouts V13 A 5 Page Draft 05 CPU...
Страница 320: ...NSE 5 Schematics Layouts V13 A 6 Page Draft 05 Infrared Module...
Страница 321: ...NSE 5 Schematics Layouts V13 A 7 Page Draft 05 Power...
Страница 322: ...NSE 5 Schematics Layouts V13 A 8 Page Draft 05 5 S oft left E nd 3 1 7 2 S end 6 9 0 8 4 S oft right User Interface...
Страница 323: ...NSE 5 Schematics Layouts V13 A 9 Page Draft 05 CRFU3...
Страница 324: ...NSE 5 Schematics Layouts V13 A 10 Page Draft 05 PA...
Страница 325: ...NSE 5 Schematics Layouts V13 A 11 Page Draft 05 SUMMA...
Страница 326: ...NSE 5 Schematics Layouts V13 A 12 Page Draft 05 Component Layout Top...
Страница 327: ...NSE 5 Schematics Layouts V13 A 13 Page Draft 05 Component Layout Bottom...