NEC MINICUBE2, Руководство пользователя

Страница: 22 / 170

CHAPTER 3 HOW TO USE MINICUBE2 WITH V850 MICROCONTROLLER
User’s Manual U18371EJ1V0UM
22
Figure 3-3. Recommended Circuit Connection When CSI-H/S Is Used for Communication Interface
Notes 1. Connect SO (transmit side) of the target device to SI (receive side) of the target connector, and SO
(transmit side) of the target connector to SI (receive side) of the target device. Read the serial interface
pin names on the target device side as those for flash programming supported by the target device.
2. This pin may be used to supply an external clock during flash programming (4, 8 or 16 MHz). For the
connection, refer to the user
'
s manual for the target device.
3. The alternate function of this pin can be used because this pin goes to Hi-Z when debugging.
4. This connection is designed assuming that the RESET signal is output from the N-ch open-drain buffer
(output resistance: 100
Ω
or less). For details, refer to 3.1.3 Connection of reset pin .
5. The circuit enclosed by a dashed line is not required when only flash programming is performed.
6. The circuit enclosed by a dashed line is designed for flash self programming, which controls the FLMD0
pin via ports. Use the port for inputting or outputting the high level. When flash self programming is not
performed, a pull-down resistance for the FLMD0 pin can be within 1 to 10 k
Ω
Target device Target connector
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
GND
RESET_OUT
SI Note 1
VDD
SO Note 1
R.F.U.
SCK
H/S
CLK Note 2
R.F.U.
R.F.U.
FLMD1 Note 3
R.F.U.
FLMD0 Note 3
RESET_IN Note 4
R.F.U.
GND
_RESET
SO
VDD
SI
SCK
H/S
X1
X2
FLMD1
FLMD0
Reset connector
RESET signal
1 to 10 k
Ω
10 k Ω
100
Ω
1 k Ω 10 k Ω
Note 6
1 to 10 k Ω
Port X
3 to 10 k
Ω
1 to 10 k
Ω
1 to 10 k
Ω
V
DD
V
DD
V
DD
V
DD
V
DD
Note 5
Clock
circuit
Target device Target connector
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
GND
RESET_OUT
SI Note 1
VDD
SO Note 1
R.F.U.
SCK
H/S
CLK Note 2
R.F.U.
R.F.U.
FLMD1 Note 3
R.F.U.
FLMD0 Note 3
RESET_IN Note 4
R.F.U.
GND
_RESET
SO
VDD
SI
SCK
H/S
X1
X2
FLMD1
FLMD0
Reset connector
RESET signal
1 to 10 k
Ω
10 k Ω
100
Ω
1 k Ω 10 k Ω
Note 6
1 to 10 k Ω
Port X
3 to 10 k
Ω
1 to 10 k
Ω
1 to 10 k
Ω
V
DD
V
DD
V
DD
V
DD
V
DD
Note 5
Clock
circuit