SERDES Evaluation Kit DS99R105/106 USB Version 0.1 Users Manual
National Semiconductor Corporation
Date: 5/14/2008
Page 13 of 37
Rx SERDES De-serializer Board:
The USB connector J2 (mini USB) on the topside of the board provides the interface
connection for FPD-LINKII signals to the Serializer board. Note: J1 (mini USB) on the
bottom side is un-stuffed and not used with the cable provided in the kit.
The SERDES De-serializer board is powered externally from the J4 (VDD) and J5
(VSS) connectors shown below. For the De-serializer to be operational, the Power
Down (RPWDNB) and Receiver Enable (REN) switches on S1 must be set HIGH.
Rising or falling edge reference clock is also selected by S1: HIGH (rising) or LOW
(falling).
The 50 pin IDC Connector J3 provides access to the 24 bit LVCMOS and clock outputs.
f
J4, J5
c
J1 (BACKSIDE)
(UNSTUFFED)
c
FPD-LINK
II
INPUTS
d
LVCMOS OUTPUTS
e
FUNCTION CONTROLS
f
POWER SUPPLY
d
J3
e
S1
d
JP3
Note:
Vcc and Gnd
MUST
be
applied
externally
here
c
J2 (TOPSIDE)
Note:
Connect cable
(mini USB side) to J2
on
(TOPSIDE)
.