© National Instruments
|
9-1
9
Digital Routing and Clock
Generation
The digital routing circuitry has the following main functions:
•
Manages the flow of data between the bus interface and the acquisition/generation
sub-systems (analog input, analog output, digital I/O, and the counters). The digital routing
circuitry uses FIFOs (if present) in each sub-system to ensure efficient data movement.
•
Routes timing and control signals. The acquisition/generation sub-systems use these
signals to manage acquisitions and generations. These signals can come from the following
sources:
–
Your M Series device
–
Other devices in your system through RTSI
–
User input through the PFI terminals
–
User input through the PXI_STAR terminal
•
Routes and generates the main clock signals for the M Series device.
Clock Routing
Figure 9-1 shows the clock routing circuitry of an M Series device.
Figure 9-1.
M Series Clock Routing Circuitry
RT
S
I <0..7>
On
b
o
a
rd
8
0 MHz
O
s
cill
a
tor
Extern
a
l
Reference
Clock
(To RT
S
I <0..7>
O
u
tp
u
t
S
elector
s
)
10 MHz RefClk
PLL
÷
4
÷
200
÷
10
PXIe_CLK10
PXI_
S
TAR
8
0 MHz
Time
bas
e
100 kHz
Time
bas
e
20 MHz
Time
bas
e
Содержание PCI-6281
Страница 1: ...PCI 6281...
