Register Map and Descriptions
Appendix D
Lab-PC+ User Manual
D-8
© National Instruments Corporation
Bit
Name
Description (continued)
1
OVERRUN
This bit indicates if an overrun error has occurred. If this bit is
cleared, no error occurred. This bit is set if a convert command is
issued to the ADC while the last conversion is still in progress.
0
DAVAIL
This bit indicates whether conversion output is available. If this bit
is set, the ADC is finished with the last conversion and the result
can be read from the FIFO. This bit is cleared if the FIFO is
empty. After writing to the ADCLR Register this bit is set. Two
8-bit readings of FIFO are needed to clear this bit.
Содержание Low-Cost Multifunction I/O Board for ISA...
Страница 89: ......
Страница 90: ......
Страница 91: ......
Страница 92: ......
Страница 93: ......
Страница 94: ......
Страница 95: ......
Страница 96: ......
Страница 97: ......
Страница 98: ......
Страница 99: ......
Страница 101: ......
Страница 102: ......
Страница 103: ......
Страница 104: ......
Страница 105: ......
Страница 106: ......
Страница 107: ......
Страница 108: ......
Страница 109: ......
Страница 110: ......
Страница 111: ......
Страница 112: ......
Страница 113: ......
Страница 114: ......
Страница 115: ......
Страница 116: ......