
4-7
BIOS Setup
Hardware Prefetcher
The processor has a hardware prefetcher that automatically analyzes its
requirements and prefetches data and instructions from the memory into the
Level 2 cache that are likely to be required in the near future. This reduces the
latency associated with memory reads. When enabled, the processor's hard-
ware prefetcher will be enabled and allowed to automatically prefetch data
and code for the processor. When disabled, the processor's hardware
prefetcher will be disabled.
Adjacent Cache Line Prefetch
The processor has a hardware adjacent cache line prefetch mechanism that
automatically fetches an extra 64-byte cache line whenever the processor
requests for a 64-byte cache line. This reduces cache latency by making the
next cache line immediately available if the processor requires it as well. When
enabled, the processor will retrieve the currently requested cache line, as
well as the subsequent cache line. When disabled, the processor will only
retrieve the currently requested cache line.
Max CPUID Value Limit
The Max CPUID Value Limit BIOS feature allows you to circumvent problems
with older operating systems that do not support the Intel Pentium 4 processor
with Hyper-Threading Technology. When enabled, the processor will limit the
maximum CPUID input value to 03h when queried, even if the processor sup-
ports a higher CPUID input value. When disabled, the processor will return the
actual maximum CPUID input value of the processor when queried.
Execute-Disable Bit Capability
Intel's Execute Disable Bit functionality can prevent certain classes of mali-
cious "buffer overflow" attacks when combined with a supporting operating
system. This functionality allows the processor to classify areas in memory by
where application code can execute and where it cannot. When a malicious
worm attempts to insert code in the buffer, the processor disables code
execution, preventing damage or worm propagation.
IDE Configuration
Press <Enter> and the following sub-menu appears:
Содержание MS-9A07
Страница 1: ...MS 9A07 Barebone MS 9A07 V1 X Barebone G52 9A071X1...
Страница 6: ...vi WEEE Statement...
Страница 7: ...vii...
Страница 8: ...viii...
Страница 14: ...MS 9A07 Barebone 1 4 Block Diagram...
Страница 16: ...MS 9A07 Barebone 1 6 Board Dimension...
Страница 17: ...1 7 Product Overview System Dimension...
Страница 20: ...MS 9A07 Barebone 1 10...
Страница 42: ...MS 9A07 Barebone 3 8 Step 4 Connect the SATA power and data cable...
Страница 44: ...MS 9A07 Barebone 3 10...
Страница 50: ...4 6 MS 9A07 Barebone Advanced CPU Configuration Press Enter and the following sub menu appears...
Страница 67: ...5 3 System Resources AMI POST Code...
Страница 68: ...MS 9A07 Barebone 5 4...
Страница 69: ...5 5 System Resources...
Страница 70: ...MS 9A07 Barebone 5 6...