Motorola PRO Series, Подробное руководство по обслуживанию

Страница: 504 / 686

Section 9: 2-8 UHF Band 1 (403–470 MHz) 25–40 W Bipolar Frequency Synthesis
6881091C63-F
The external RX buffers (Q4332) are enabled by a high at U4201 pin 3 (AUX4) via transistor switch
Q4333. In TX mode the modulation signal (VCOMOD) from the LVFRAC-N synthesizer IC (U4201
pin41) is applied to the modulation circuits CR4321, R4321, R4322 and C4324. These modulate the
TX VCO frequency via coupling capacitor C4321. Varactor CR4321 is biased for linearity from the
VSF.
4.4 Synthesizer Operation
The complete synthesizer subsystem comprises mainly of a low voltage FRAC-N (LVFRACN) IC,
Reference Oscillator (crystal oscillator with temperature compensation), charge pump circuits, loop
filter circuits, and DC supply. The output signal (PRESC_OUT) of the VCOBIC (U4301, pin12) is fed
to of U4201, pin 32 (PREIN) via a low-pass filter (C4229,L4225,C4226) which attenuates harmonics
and provides correct level to close the synthesizer loop.
The pre-scaler in the synthesizer (U4201) is basically a dual modulus pre-scaler with selectable
divider ratios. The divider ratio of the pre-scaler is controlled by the loop divider, which in turn
receives its inputs via the SRL. The output of the pre-scaler is applied to the loop divider. The output
of the loop divider is connected to the phase detector, which compares the loop divider’s output
signal with the reference signal. The reference signal is generated by dividing down the signal of the
reference oscillator (Y4261 or Y4262).
The output signal of the phase detector is a pulsed DC signal which is routed to the charge pump.
The charge pump outputs a current at pin 43 of U4201 (IOUT). The loop filter (which consists of
R4221-R4223, C4221-C4225,L4221) transforms this current into a voltage that is applied to the
varactor diodes CR4311 for transmit, CR4301, CR4302 & CR4303 for receive and alters the output
frequency of the VCO. The current can be set to a value fixed in the LVFRAC-N IC or to a value
determined by the currents flowing into BIAS 1 (U4201-40) or BIAS 2 (U4201-39). The currents are
set by the value of R4251 or R4252 respectively. The selection of the three different bias sources is
done by software programming.
To reduce synthesizer lock time when new frequency data has been loaded into the synthesizer the
magnitude of the loop current is increased by enabling the IADAPT (U4201-45) for a certain
software programmable time (Adapt Mode). The adapt mode timer is started by a low to high
transition of the CSX line. When the synthesizer is within the lock range the current is determined
only by the resistors connected to BIAS 1, BIAS 2, or the internal current source. A settled
synthesizer loop is indicated by a high level of signal LOCK (U4201-4).
LOCK (U4201-4) signal is routed to one of the µP’s ADCs input U101-56. From the voltage the µP
determines whether LOCK is active.
In order to modulate the PLL the two spot modulation method is utilized Via pin 10 (MODIN) on
U4201. The audio signal is applied to both the A/D converter (low frequency path) as well as the
balanced attenuator (high frequency path). The A/D converter converts the low frequency analog
modulating signal into a digital code which is applied to the loop divider, thereby causing the carrier
to deviate. The balance attenuator is used to adjust the VCO’s deviation sensitivity to high frequency
modulating signals. The output of the balance attenuator is present at the MODOUT port
(U4201-41) and connected to the VCO modulation diode CR4321 via R4321, C4325.