5-22
Computer Group Literature Center Web Site
Pin Assignments
5
Note
The default configuration for P2, C27-C30 are connected to
PMC0_IO (53,55,57,59).
23
PMC1_35
(J24-35)
PMC0_46
(J14-46)
VD24
PMC0_45
(J14-45)
PMC1_34
(J24-34)
23
24
GND
PMC0_48
(J14-48)
VD25
PMC0_47
(J14-47)
PMC1_36
(J24-36)
24
25
P2_IO_GLAN1_
PMC0_50
(J14-50)
VD26
PMC0_49
(J14-49)
PMC1_37
(J24-37)
25
26
GND
PMC0_52
(J14-52)
VD27
PMC0_51
(J14-51)
PMC1_39
(J24-39)
26
27
P2_IO_GLAN1_
MDIO_2-
PMC0_54
(J14-54)
VD28
PMC0_53
(J14-53)/TXB
PMC1_40
(J24-40)
27
28
GND
PMC0_56
(J14-56)
VD29
PMC0_55
(J14-55)/RXB
PMC1_42
(J24-42)
28
29
P2_IO_GLAN1_
PMC0_58
(J14-58)
VD30
PMC0_57
(J14-57)/RTSB
PMC1_43
(J24-43)
29
30
GND
PMC0_60
(J14-60)
VD31
PMC0_59
(J14-59)/CTSB
PMC1_45
(J24-45)
30
31
P2_IO_GLAN1_
MDIO_3-
PMC0_62
(J14-62)
GND
PMC0_61
(J14-61)
GND
31
32
GND
PMC0_64
(J14-64)
+5V
PMC0_63
(J14-63)
VPC
32
Table 5-13. VMEbus P2 Connector
Pin Assignments (PMC Mode) (continued)
ROW Z
ROW A
ROW B
ROW C
ROW D