Signal Descriptions
5-18
MPC821FADS-DB USER’S MANUAL
MOTOROLA
14
AT2
AT2
I/O
Configured as AT2, but may be configured to
another function, since it is not used on the
MPC8xxFADS.
15
GND
GND
—
16
VF2
VF2
I/O
Visible Instruction Queue Flushes Status 2.
signal. IP_B3/IWP2/VF2 on the MPC821.
17
GND
GND
—
18
VF0
VF0
I/O
Visible Instruction Queue Flushes Status 0
signal. IP_B4/LWP0/VF0 on the MPC821.
19
GND
GND
—
20
21
22
IRQ3
IRQ3
I/O, L
Interrupt Request line 3. Pulled up, but
otherwise unused on this board.
23
GND
GND
—
24
FRZ
FRZ
I, X
Freeze signal. Used by the debug port
controller as a debug state indication. May be
configured to another function if the VFLS[0:1]
signal functions as VFLS and J1 is moved to
position 1 or 2.
25
GND
GND
—
26
IRQ2
IRQ2
I/O, L
Interrupt Request line 2. Pulled up, but
otherwise unused on this board.
27
GND
GND
—
28
29
30
AT3
AT3
I/O
Address Type 3 signal. IP_B7/PTR/AT3 on the
MPC821.
31
GND
GND
—
32
SPARE4
SPARE4
I/O
Spare line 4. Pulled up, but otherwise unused
on this board.
33
GND
GND
—
34
VFLS0
VFLS0
I/O
Visible History Flushes Status 0 signal. IP_B0/
IWP0/VFLS0 on the MPC821. This signal can
be configured for another function. In
conjunction with VFLS1, this signal indicates
the number of instructions flushed from the
core’s history buffer. It also indicates whether
the MPC821 is in debug mode.
35
GND
GND
—
36
SPKROUT
SPKROUT
I, X
Speaker Output signal. KR/IRQ4/SPKROUT
on the MPC821. This signal can be configured
for another function. It is mainly used for a
PCMCIA notification alert.
37
GND
GND
—
Table 5-10. PM2 Interconnect Signals (Continued)
PIN
MOTHERBOARD
SIGNAL
DAUGHTERBOARD
SIGNAL
INPUT/
OUTPUT
DESCRIPTION
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
.
..
AR
CH
IVE
D B
Y F
RE
ES
CA
LE
SE
MI
CO
ND
UC
TO
R,
IN
C.