MOTOROLA
MC68341 USER’S MANUAL ADDENDUM
16
65. Corrections to 8/16-Bit DMA Control Logic
On page 11-10, the logic driving OE on the 74F245 in Figure 11-14 should be corrected as shown below. Al-
though not detailed, the byte enables for the memory block should be controlled during reads to prevent con-
tention between the upper and lower bytes of the data bus when D7-D0 is muxed to the upper data byte.
66. X1 and BSW Input Levels
On page 12-5, the Clock Input High Voltage spec also applies to the X1 and BSW inputs.
67. Operating IDD Limits
On page 12-5, the spec operating (RUN) currents are shown in the following table:
68. Input Clock Duty Cycle in External Clock w/PLL mode
On page 12-7, External Clock With PLL Mode: The input clock 20/80% duty cycle for external clock with PLL
mode can be used when the VCO is not turned off during LPSTOP. During LPSTOP with the VCO turned off,
the input clock is used for clocking the SIM, and must meet the tighter duty cycle requirements outlined for
External Clock Mode Without PLL.
69. Clock Skew Notes
12-7, External Clock With PLL Mode, Clock Input to CLKOUT Skew: Clock skew is measured from the falling
Figure 11-14. Circuit For Interfacing 8-Bit Device to 16-Bit Memory
in Single-Address DMA Mode
Product
Frequency
Max Idd
Typical IDD (25
°
C)
68341FT16V
16.78MHz
68341FT16
16.78MHz
68341FT25
25.16MHz
DEVICE
74F245
B
T/R
OE
A
MC68341
MEMORY
D15–D8
DACKx
A0
R/W
D7–D0
