Motorola M5271EVB, Руководство пользователя

Страница: 92 / 104

5 5
4 4
3 3
2 2
1 1
D
D
C
C
B
B
A
A
DDATA2
DDATA1
DDATA0
DDATA[3:0]
PST0
DDATA[3:0]
PST3
PST2
DDATA3 PST1
PST[3:0]
PST[3:0]
DDATA[3:0]
PST[3:0]
TDO/DSO TMS/BKPT TDI/DSI TRST/DSCLK
BDM_/RSTIN
/TA
TCLK/PSTCLK
+1.5V
+3.3V
Title Size
Document Number
Rev
Date:
Sheet
of
BDM/JTAG Debug Port
1.3
M5271EVB
A
61
3
Wednesday, April 21, 2004
Title Size
Document Number
Rev
Date:
Sheet
of
BDM/JTAG Debug Port
1.3
M5271EVB
A
61
3
Wednesday, April 21, 2004
Title Size
Document Number
Rev
Date:
Sheet
of
BDM/JTAG Debug Port
1.3
M5271EVB
A
61
3
Wednesday, April 21, 2004
Default setting for JP3 is fitted.
NOTE: JP3 is required for some of the legacy BDM cables that connect pins 9 & 25 of the BDM interface internally. More recent cables support both core & I/O voltages. Please check with your BDM cable supplier.
Core Voltage
IMPORTANT NOTE: ONLY 3.3V BDM debugging cables can be used with the MCF5271 processor.
I/O Voltage
NOTE: 4.7K pull up resistors are used on signals /BKPT, DSCLK, DSI, DSO & /RESET. A 1K pull up is used for /TA. See sheet 11 of the schematics.
Default setting - FITTED
Motorola SPS TSPG - TECD ColdFire Group
R3 10K R3 10K
1 2
JP4JP4
1 3 5 7 9 11 13 15 17 19 21 23 25
2 4 6 8
10 12 14 16 18 20 22 24 26
J1J1
1 2
JP3JP3