5
5
4
4
3
3
2
2
1
1
D
D
C
C
B
B
A
A
POWER DIAGRAM OF THE PROJECT 8575
PWR
JACK
SI
4835DY
MAX
4173FEUT
+5VAS
2N7002
LEARNING
VMAIN
MAX
1632
PWR_ON
ALWAYS
LP2951
SI
2301DS
H8_AVREF1
SI
2301DS
+5VA
DTC 144WK
SW_+5VA
H8
F3437
SI4788
+5V
+5VS
SI2301
SI4788
+12V
+12VS
+3V
+3VS
PSON
MAX
809
LTC
1628CG
-SUSC
+2.5V_DDR
+1.8VS
PWR_ON
LTC
1709EG
CPU_CORE_EN
H_PWRGD
-POWERBTN
SIS_PWRBTN
SIS
961
H8_PWRON
SIS
650
1
+VCC_CORE
2
2
3
4
5
+VCC_RTC
BATOK
circuit
BATOK
RTC BAT
BATOK
AUXOK
circuit
AUXOK
CPU
AUXOK
CPUPWRGD
PSON#
-SUSC
MIC
5248
+5VS
視線輔助線
電子訊號線
+VCC_RTC
circuit
+VCC_RTC
SIS_PWRBTN#
+3VS
PWROK
S3AUXSW#
3
4
6
PSON
PSON
PSON
LEVEL SHIFT
-SUSB
H8_PWROK
BD 311671700001 & TU 411671700011
01
8575A POWER BLOCK DIAGRAM
3
30
Monday, June 17, 2002
Title
Size
Document
Number
Rev
Date:
Sheet
of