Microchip Technology PL485-EK, Руководство пользователя

Страница: 10 / 41

...........continued
Pin Signal Name Mnemonic Description
17 PA5 SPI_MISO Master in slave out line of serial peripheral interface
18 PA15 SPI_SCK Clock for serial peripheral interface
19 GND GND Ground
20 3V3 VCC Power pin for extension board
6. Xplained Pro Power Header, J7.
Table 3-6. Xplained Pro Power Header, J7
Pin Signal Name Mnemonic Description
1 GND GND Ground
2 5V_XPLAIN VEXT_P5V0 External 5V input
3 3V3 Target VTG Regulated 3.3V (output)
4 5V VCC_P5V0 Unregulated 5V (output)
7. mikroBUS Socket Connector, J8.
Table 3-7. mikroBUS Socket Connector, J8
Pin Signal Name Mnemonic Description
1 PA17 AN Analog
2 PA10 RST Reset
3 PA11 CS SPI Chip Select
4 PA14 SCK SPI Clock
5 PA12 MISO SPI Master Input Slave Output
6 PA13 MOSI SPI Master Output Slave Input
7 3.3V +3.3V Regulated 3.3V (output)
8 GND GND Ground
9 GND GND Ground
10 5V +5V Unregulated 5V (output)
11 PB3 SDA I
2
C Data
12 PB2 SCL I
2
C Clock
13 PB8 TX UART Transmit
14 PB9 RX UART Receive
15 PA9 INT Hardware Interrupt
16 PA23 PWM Pulse-width Modulation
8. Inter-IC Sound (I
2
S), J9.
Table 3-8. Inter-IC Sound (I
2
S), J9
Pin Signal Name Mnemonic Description
1 3.3V 3.3V VCC - 3.3V power
PL485-EK
PL485-EK Board
©
2020 Microchip Technology Inc.
User Guide
DS50002954B-page 10