JVC XL-PM1, Руководство по обслуживанию

Страница: 10 / 23

XL-PM11/XM-PM1
1-10
KS9288 (IC9288) : DSP/ ESP
2. Pin function (1/2)
Symbol
VDD_PLL
VSSA_PLL
VBBA_PLL
VCO1LF
VCO2LF
VSSD_PLL
VDDD_PLL
PBCK
VDDD1
XIN
XOUT
VSSD1
TEST0
EFMI
LOCK
SMEF
SMON
SMDP
SMDS
WDCK
VDDD2
TESTV
WFCK
LKFS
RESETB
MLT
MDAT
MCK
ISTAT
S0S1
SQCK
SQDT
LCHOUT
VDDA_DAC
VHALF
VREF
VSSA_DAC
RCHOUT
VDDD_DAC
VSSD_DAC
TEST1
TEST2
TEST3
MUTE
SBCK
SBDT
C4M
VSSD2
VDDD3
DATX
JITB
C2PO
1~20
21~40
41~60
80~61
1.Pin layout
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
I/O
-
-
-
O
O
-
-
-
-
I
O
-
I
I
O
O
O
O
O
O
-
I
O
O
I
I
I
I
O
I/O
I
O
O
-
O
O
-
O
-
-
I
I
I
I
I
I/O
O
-
-
O
I/O
I/O
Function
Analog Power for DPLL
Analog Ground for DPLL
Analog Bulk Bias Ground for DPLL
Pump out for VCO1
Pump out for VCO2
Digital Ground Separated Bulk Bias for DPLL
Digital Power Separated Bulk Bias for DPLL
VCO1/2 clock output (4.3218MHz)
Digital Power
X'tal oscillator input (16,9344MHz)
X'tal oscillator output
Digital Power
Test input
EFM signal input
CLV Servo locking status output
LPF time constant control of the spindle servo error signal
ON/OFF control signal for spindle servo
Phase control output for Spindle Motor drive
Speed control output for Spindle Motor drive
Word clock output (X1: 88.2KHz, X2: 176.4KHz)
Digital Power
Various Test input
Write base clock output
The Lock status output of frame sync
System Reset at 'L'
Latch signal input from Micom
Serial data input from Micom
Serial data receiving clock input from Micom
The internal stats output to Micom
Subcode sync signal (S0+S1) output
Subcode-Q data transferring bit clock input
Subcode-Q data serial output
Left-Channel audio output through DAC
Analog Power for DAC
Reference Voltage output for bypass
Reference Voltage output for bypass
Analog Power for DAC
Right-Channel audio output through DAC
Digital Power for DAC
Digital Ground for DAC
Test Input
Test Input
Test Input
System mute at 'H'
Subcode data transferring bit clock
Subcode data serial output
4.2336MHz clock output
Digital Ground
Digital Power
Digital audio data output
Internal SRAM filter margin status output
C2 Pointer output