TH-A5R
1-23
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
Pin No.
Symbol
I/O
Function
MEVO
MIN
PI
DFT
TPH
MEV
MEI
TE
FE
CE
LCN
LCP
SCLK
SDATA
SDEN
HOLD1
VNA
FNN
FNP
DIP
DIN
RX
BYP
SIGO
VPA
AIP
AIN
ATON
ATOP
CDRF
CDRFDC
SIGO Bottom Envelope Output. Bottom envelope for Mirror detection.
RF signal Input for Mirror. AC coupled inputs for the mirror detection
circuit from the pull-in signal output. (PI)
Pull-in Signal Output. The summing signal output of A,B,C,D or PD1,
PD2 for mirror detection. Reference to VCI.
Defect Output. Pseudo CMOS output. When a defect is detected, the
DFT output goes high. Also the servo AGC output can be monitored at
this pin, When CAR bits 7-4 are '0011'.
PI Top Hold pin. An external capacitance is connected between this pin and VPB.
SIGO Bottom Envelope pin. An external capacitance is connected
between this pin and VPB.
Mirror Envelope Input. The SIGO envelope input pin.
Tracking Error Signal Output. Tracking error output reference to VCI.
Focusing Error Signal Output. Focus error output reference to VCI.
Center Error Signal Output. Center error out put reference to VCI.
Center Error LPF pin. An external capacitance is connected between
this pin and the LCP pin.
Center Error LPF pin. An external capacitance is connected between
this pin and the LCN pin.
Serial Clock. Serial Clock CMOS input. The clock applied to this pin
is synchronized with the data applied to SDATA. (Not to be left open).
Serial Data. Serial data bi-directional CMOS pin. NRZ programming
data for the internal registers is applied to this input. (Not to be left open)
Serial Data Enable. Serial enable CMOS input. A high level input
enables the serial port. (Not to be left open)
Hold Control. ATTL compatible control pin which, when pulled high, disables the RF AFC
charge pump and holds the RE AGC amplifier gain at its present value. (open high)
Ground. Ground pin for the RF block and serial port.
Differential Normal Output. Filter normal outputs.
Differential Normal Output. Filter normal outputs.
Analog inputs for RF Single Buffer. Differential analog inputs to the RF single-ended
output buffer and full wave rectifier.
Analog inputs for RF Single Buffer. Differential analog inputs to the RF single-ended
output buffer and full wave rectifier.
Reference Resistor Input. An external 8.2 kohm, 1% resistor is
connected from this pin to ground to establish a precise PTAT
(proportional to absolute temperature) reference current for the filter.
The RF AGC integration capacitor CBYP, is connected between BYP and VPA.
Single Ended Normal Output. SIngle-ended RF output.
Power. Power supply pin for the RF block and serial port.
AGC Amplifier Inputs. Differential AGC amplifier input pins.
AGC Amplifier Inputs. Differential AGC amplifier input pins.
Differential Attenuator Output. Attenuator outputs.
Differential Attenuator Output. Attenuator outputs.
RF Signal Input. Single-ended RF signal attenuator input pin.
CD RF Signal Output. Single ended CD RF summing output.
2.Pin function
(2/2)
O
I
O
O
-
-
I
O
O
O
-
-
I
I/O
I
I
-
O
O
I
I
-
I/O
O
-
I
I
O
O
I
O
Содержание TH-A5R
Страница 35: ...TH A5R 1 35 M E M O ...
Страница 45: ...A B C D E F G 1 2 3 4 5 2 9 TH A5R Front board Switch board Display board Printed circuit boards ...
Страница 46: ...H A B C D E F G 1 2 3 4 5 2 10 TH A5R TH A5R Main board Forward side ...
Страница 47: ...A B C D E F G 1 2 3 4 5 2 11 TH A5R Main board Reverse side ...
Страница 51: ...TH A5R 2 15 1 2 3 4 5 A B C D Jack board ...
Страница 53: ...TH A5R 3 2 M E M O ...
Страница 77: ...TH A5R 3 26 M E M O ...