JVC MX-J170V, Руководство по обслуживанию

Страница: 39 / 78

MX-J170V
1-39
RAB 41 microcontroller interface R/W and load control line input (4-wire bus mode)
SILD 42 microcontroller interface R/W and load control line input (4-wire bus mode)
STATUS 43 servo interrupt request line/decoder status register output (open-drain)
TEST3 44 test control input 3 (this pin should be tied LOW)
RCK 45 subcode clock input
SUB 46 P-to-W subcode bits output (3-state)
SFSY 47 subcode frame sync output (3-state)
SBSY 48 subcode block sync output (3-state)
CL11/4 49 11.2896 or 4.2336 MHz (for microcontroller) clock output
V
SSD2
50
(1)
digital ground 2
DOBM 51 bi-phase mark output (externally buffered; 3-state)
V
DDD1(P)
52
(1)
digital supply voltage 1 for periphery
CFLG 53 correction ßag output (open-drain)
RA 54 radial actuator output
FO 55 focus actuator output
SL 56 sledge control output
V
DDD2(C)
57
(1)
digital supply voltage 2 for core
V
SSD3
58
(1)
digital ground 3
MOTO1 59 motor output 1; versatile (3-state)
MOTO2 60 motor output 2; versatile (3-state)
V4 61 versatile output 4
V5 62 versatile output 5
V1 63 versatile input 1
LDON 64 laser drive on output (open-drain)
Function
2. Pin function(2/2)
Pin No.
Symbol