JVC MX-J170V, Руководство по обслуживанию

Страница: 38 / 78

MX-J170V
1-38
Symbol
Pin No.
Function
HFREF 1 comparator common mode input
HFIN 2 comparator signal input
ISLICE 3 current feedback output from data slicer
V
SSA1
4
(1)
analog ground 1
V
DDA1
5
(1)
analog supply voltage 1
I
ref
6 reference current output
V
RIN
7 reference voltage for servo ADCs
D1 8 unipolar current input 1 (central diode signal input)
D2 9 unipolar current input 2 (central diode signal input)
D3 10 unipolar current input 3 (central diode signal input)
D4 11 unipolar current input 4 (central diode signal input)
R1 12 unipolar current input 1 (satellite diode signal input)
R2 13 unipolar current input 2 (satellite diode signal input)
V
SSA2
14
(1)
analog ground 2
CROUT 15 crystal/resonator output
CRIN 16 crystal/resonator input
V
DDA2
17
(1)
analog supply voltage 2
LN 18 DAC left channel differential negative output
LP 19 DAC left channel differential positive output
V
neg
20 DAC negative reference input
V
pos
21 DAC positive reference input
RN 22 DAC right channel differential negative output
RP 23 DAC right channel differential positive output
SELPLL 24 selects whether internal clock multiplier PLL is used
TEST1 25 test control input 1 (this pin should be tied LOW)
CL16 26 16.9344 MHz system clock output
DATA 27 serial d4(1) data output (3-state)
WCLK 28 word clock output (3-state)
SCLK 29 serial bit clock output (3-state)
EF 30 C2 error ßag output (3-state)
TEST2 31 test control input 2 (this pin should be tied LOW)
KILL 32 kill output (programmable; open-drain)
V
SSD1
33
(1)
digital ground 1
V2/V3 34 versatile I/O: versatile input 2 or versatile output 3 (open-drain)
WCLI 35 word clock input (for data loopback to DAC)
SDI 36 serial data input (for data loopback to DAC)
SCLI 37 serial bit clock input (for data loopback to DAC)
RESET 38 power-on reset input (active LOW)
SDA 39 microcontroller interface data I/O line (I
2
C-bus; open-drain output)
SCL 40 microcontroller interface clock line input (I
2
C-bus)
2. Pin function