
REL0.2
Page 11 of 58
i.MX8M SMARC SOM Hardware User Guide
iWave Systems Technologies Pvt. Ltd.
2.
ARCHITECTURE AND DESIGN
This section provides detailed information about i.MX8M SMARC SOM features and Hardware architecture with high
level block diagram.
2.1
i.MX8M SMARC SOM Block Diagram
SMARC Edge
Connector
(314Pin)
iW-RainboW-G27M
–
i.MX8M Q/QL/D SMARC SOM Block Diagram
i.MX8M
Quad/QuadLite/Dual
SD x 1
Ethernet PHY
Gigabit Ethernet
RGMII
LPDDR4 (32bit)
LPDDR4-2GB
(Upgradable)
ENET
MicroSD
(Optional)
WiFi/BT
PCIe2
PCIe1
PCIe x 1
USB2.0 HUB
USB2
USB2.0 Host x 4
USB1
USB3.0 OTG x 1
USB2.0 OTG x 1
uSDHC2
HDMI TX
HDMI x 1
MIPI DSI
MIPI DSI x 1
MIPI CSI0,1
MIPI CSI x 2 (1 x2 lane, 1 x4lane)
DDRC
MMC (8bit)
eMMC
–
8GB
(Upgradable)
uSDHC1
QSPI
QSPI Flash
(Optional)
QSPI0A
UART
UART1
UART1,UART2
UART x 2
SAI2, SAI5
I2S x 2
Ethernet PHY
Gigabit Ethernet
PCIe
PCIe x 1
100Pin
Expansion
Connector
(Optional)
SAI x 1
GPIO
GPIO
PWM x 2
JTAG
JTAG
Debug Header
(Optional)
JTAG Header
(Optional)
SAI1
QSPI0B
QSPI x 1
I2C x 4
I2C1, I2C2,
I2C3, I2C4
PWM1, PWM3
SPI x 1
USB3.0 x 1
USB2.0 x 1
eCSPI1
MIPI CSI0[3:2]
MIPI CSI0
I2C
RTC Ctrl
I2C1
UART4
Figure 1: i.MX8M SMARC SOM Block Diagram