
HYUNDAI MicroElectronics
2
1.2. BLOCK DIAGRAM
A/D
CONVERTER
PWM
BUZZER
W.D.T
S.I.C
TIMER
INTERRUPT
CLOCK GEN.
/
SYSTEM
CONTROL
G8MC
CORE
RAM
(448 BYTE)
ROM
(8/16K BYTE)
PRESCALER
/
B.I.T
R6
PORT
R5
PORT
R4
PORT
R3
PORT
R2
PORT
R1
PORT
R0
PORT
AVref AVss
R60~R67
(AN0~AN7)
R57/PWM1
R55/BUZ
R56/PWM0
R54/WDTO
R53/Srdy
R52/Sclk
R51/Sout
R50/Sin
R47/T3 O
R46/T1 O
R45/EC2
R44/EC0
R43/INT3
R42/INT2
R41/INT1
R40/INT0
MP
RESET
Xin
Xout
Vdd Vss
R60
:
R63
R64
:
R67
R50
:
R57
R40
:
R47
R30
:
R37
R20
:
R27
R10
:
R17
R00
:
R07