9. Image block diagram
(1). IMAGE BLOCK DIAGRAM OF SJ100 INVERTER
MCU
REMORT OPERATOR
ISORATION
DC REACTOR
(OPTION)
N(-)
PD(+1)
P(+)
T(L3)
S(L2)
R(L1)
INVERTER
CONVERTER
*1
W(T3)
V(T2)
U(T1)
DRIV E CIRCUIT
DETECT V,I
POWER SUPPLY
MCU
EEPROM
COMMUNICATION
PORT
CORE INV ERTER
(ISPM)
SERIAL
COMMUNICATION
HITACHI
USER INTERFACE
I/O BLOCK
(I/O board)
TERMINALS
OPERATION PANEL WITH
POTEN TIO METER
SUB CONDENCER BOARD(HFx)
+
C B
+
+
RS
(LFU,NFE)
Tr BR
RB
BRD resistor(option)
EMC DIRECTIVE COMPLIANT WITH DEDICATED NOISE FILTER(OPTION)
Note; Main circuit capacitor CB; HFE,HFU; serial connection.
; LFU,NFE; single connection.
9-1/E
Содержание SJ100 Series
Страница 3: ...Revisions Revision history table No Revision contents Date of issue Manual No ⅰⅰ ...
Страница 40: ......
Страница 56: ......
Страница 57: ......
Страница 58: ......
Страница 59: ......
Страница 60: ......
Страница 61: ......
Страница 62: ......
Страница 63: ......
Страница 64: ......
Страница 65: ......
Страница 66: ......
Страница 67: ......
Страница 68: ......
Страница 69: ......
Страница 70: ......
Страница 71: ......
Страница 72: ......
Страница 73: ......
Страница 74: ......
Страница 75: ...End of page ...