$8?EPDFÏÏV
Page
26
/
43
55. Hints for Application
5.1. Master and Slave Operation
Set register “Mode” to position “Master” when the unit should generate the clock signal for
the encoder. In this case the clock terminals (CLK) are configured as clock outputs.
&/.
9RXW
*1'
&ORFN
&ORFN
9
*1'
'DWD
'DWD
RSWLRQDO
66,(QFRGHU
66,,QGLFDWRU
66,,QGLFDWRUZLWK0DVWHU2SHUDWLRQ
6FUHHQ
&/.
'$7
'$7
When your encoder receives already its clock from another device and the unit should only
“listen” to the communication, then set register “Mode” to “Slave”. In this case, both clock
terminals (CLK) are configured as inputs.
*1'
66,,QGLFDWRUZLWK6ODYH2SHUDWLRQ
&
OR
FN
&
OR
FN
'
DW
D
'
DW
D
66,(QFRGHU
5HPRWH0DVWHU
&ORFN
&ORFN
'DWD
'DWD
&/.
'$7
&/.
'$7
66,,QGLFDWRU
6FUHHQ
Set registers “Bits”, “Format” and “Baud” according to the encoder you use.
You are free to set any baud rate in a range from 0.1 kHz to 1000.0 kHz. For technical reasons
however, in the upper frequency range, the unit itself in master mode can only generate one of
the following Baud rates accurately:
1000,0 kHz
888,0 kHz
800,0 kHz
727,0 kHz
666,0 kHz
615,0 kHz
571,0 kHz
533,0 kHz
500,0 kHz
470,0 kHz
444,0 kHz
421,0 kHz
400,0 kHz
380,0 kHz
363,0 kHz
347,0 kHz
333,0 kHz
320,0 kHz
307,0 kHz
296,0 kHz
285,0 kHz
275,0 kHz
266,0 kHz
258,0 kHz
250,0 kHz