![GREISINGER GIA1000 FR Скачать руководство пользователя страница 14](http://html1.mh-extra.com/html/greisinger/gia1000-fr/gia1000-fr_connecting-and-operating-manual_2264339014.webp)
GIR1002 FR / GIA1000 FR Connecting and Operating Manual Version: 4.03-3 page: 14
Functional code
The value (parameter) to be read respectively re-programmed is specified by two bytes, designed F1 and
F2 in the data transfer protocol.
Table 1 illustrates the assignment of functional code and value (parameter) as well as of the valid data
format.
It is vital to ensure that only those functional codes and their permissible data as stated in table 1 are
transmitted to the GIR1002 FR as otherwise internal settings of the device could be changed.
Parameter resp. value
ASCII
character
ASCII code
Data
forma
F1
F2
F1
F2
Display value
0
0
30H
30H
1
Max. value
0
1
30H
31H
1
Min. value
0
2
30H
32H
1
System state
0
3
30H
33H
2
Switching output 1
Making point
Switching point
0
4
30H
34H
1
Switching output 1
Breaking point
Hysteresis
0
5
30H
35H
1
Switching output 2
Making point
Switching point
0
9
30H
39H
1
Switching output 2
Breaking point
Hysteresis
0
A
30H
41H
1
Max. alarm limit
0
B
30H
42H
1
Min. alarm limit
0
C
30H
43H
1
Input signal
1
5
31H
35H
3
Position of decimal point
0
E
30H
45H
4
Display value for 20mA / 1V / 10V
0
F
30H
46H
1
Display value for 0mA / 4mA / 0V
1
0
31H
30H
1
Filter
1
1
31H
31H
5
Display value for 20mA/10V signal of the
analog output
1
3
31H
33H
1
Display value for 4mA/0V signal of the
analog output
1
4
31H
34H
1
Interface adresse
1
2
31H
32H
6
table 1
Dataformat
General information
The four bytes termed D1 to D4 in the data transfer protocol represent the parameter value specified by F1
and F2.
The value is represented in hexadecimal printable ASCII characters.
The GIR1002 FR treats all values as 16 bit words, which means that a range of values from -32768 to
+32767 and correspondingly a range from 8000H to 7FFFH can be displayed.
The following 4 data bytes contain the 16 bits mentioned above:
D1
equalising
Bit
15
to
12
D2
equalising
Bit
11
to
8
D3
equalising
Bit
7
to
4
D4
equalising
Bit
3
to
0