Freescale Semiconductor MC13853 LNA, Руководство пользователя

Страница: 9 / 22

In
itial I
n
stru
ctio
ns
MC138
53
LNA
Ev
a
luation B
o
ar
d
Use
r’s
Guide, Re
v
. 1.3
F
reescale Sem
ic
o
nductor
1-3
Figure 1-1. SPI to EVB Interconnecting Diagram
Notes:
1) ESD precautions must be taken when interconnecting cables and boards. Ensure that all test
equipment, PC computer, interface and evaluation boards have a common ground.
2) SPI control code executable file resides in PC computer running Windows Op System.
3) Communication PC to SPI interface board is via parallel port with parallel cable.
4) Communication SPI interface board to the LNA EVB is via 8 wire interface (SPI_Data,
SPI_Clock & SPI_Frm).
5) Ground all DC Power Supplies and PC computer.
SPI Interface Board
Parallel Port Cable 25 pin
Monitor
PC Computer
Windows OpSys
Keyboard
SPI interface DC Power
Supply
+5 VDC
MC13853
Evaluation Board
SPI 3 wire
interface
HB1_out
RF Input HB1
RF Output HB1 HB1_In
Gnd
Gnd
HB2_In
SP
I_
F
rm
SP
I_
C
lk
S
P
I_
D
a
ta
Vc
c
VD
DA
u
x
S
P
I
HB2_out RF Input HB2
LB
_
In
LB
_
O
u
t
RF Output HB2
RF Output LB
RF Input LB
Gn
d
GP
O
1
GP
O
2
J11 J10
SP
I_
C
lk
SPI
_Fr
m
S
P
I_
D
a
ta
TP3
TP2
TP5
Gain Enable
MC13851
External LNA