Reproduction forbidden without Fibocom Wireless Inc. written authorization - All Rights Reserved.
FIBOCOM SU806 Series Hardware Guide
Page 42 of 79
Module
MIPI_DSI_LN3_P
LCD_RST
MIPI_DSI_LN3_N
MIPI_DSI_LN2_P
MIPI_DSI_LN2_N
MIPI_DSI_LN1_P
MIPI_DSI_LN1_N
MIPI_DSI_CLK_P
MIPI_DSI_CLK_N
MIPI_DSI_LN0_P
MIPI_DSI_LN0_N
C
AM
C
onn
e
ct
or
MIPI_D3P
LED_K1_N
MIPI_D3N
MIPI_D2P
MIPI_D2N
MIPI_D1P
MIPI_CLKP
MIPI_CLKN
L
C
M
C
o
n
n
e
ct
o
r
LED_K2_N
LCD_RST_N
LCDTE
MIPI_D1N
MIPI_D0P
MIPI_D0N
V D D 2V 8
LED_A2_P
LED_A1_P
PM_2V85
VDD1V85
PM_1V8
LCD_TE
D C D C
LCD_BL_EN
LCD_PWM
100
nF
1
0
0
nF
100
nF
2
.2
uF
GPIO
LCD_ID
VABT
E M I
E M I
E M I
E M I
E M I
Figure 3-15 LCM reference design
LCM design notice:
1)
MIPI is a high-speed signal. It is recommended to connect the common mode inductor in series near
the LCD connector to reduce the electromagnetic interference of the circuit.
2)
MIPI routing is recommended to be in the inner layer, with three-dimensional grounding;
3)
The MIPI signal needs to be controlled with a differential impedance of 100Ω tolerance ±10%;
4)
The total length of the trace must ≤ 70 mm, VIAs ≤ 4;
5)
The intra lane match of MIPI differential pair signal must ≤ 0.5 mm;
6)
The inter lane match of MIPI signal must ≤ 2 mm;
7)
It is recommended that the space of intra lane should be 1.5 times trace width and the differential
cable should keep 3 times trace width from other cable;
8)
The parasitic capacitance of differential signal must not exceed 1.0pF;
Table 3-20 Length of MIPI_DSI differential signal line in module
Pin Name
Pin
Number
Length (mm)
Length Difference (DP-DM) mm
MIPI_DSI0_CLK_N
52
62.96494
0.03838