Diamond Systems HERCULES-EBX HRC400-5A128, Руководство пользователя, Страница: 56 / 123

Hercules-EBX CPU User Manual V1.02 Page 56
10.1 Data Acquisition Circuitry I/O Map
10.1.1 BASE ADDRESS
The data acquisition circuitry on Hercules-EBX occupies a block of 32 bytes in I/O memory space.
The default address range for this block is 240h – 24Fh (base address 240). A functional list of
registers is provided below, and detailed bit definitions are provided on the next page and in the
following chapter.
The Address range is a 32-byte block in ISA I/O Space. Within these 32-bytes, the registers are
paged to provide full access to additional registers for additional functions: 4 pages (0-3) are
available. This page configuration is handled via the first register of the address space (located at
the base address). Byte 0 is always present – it is mirrored across all 4 pages so that the page
register is always available.
NOTE: all data is accurate as of “FPGA Design Specification Revision 1.79”.
The Register lists for the three pages are as follows:
Page 0
Base + Write Function Read Function
0 Reset + page register A/D LSB
1 Analog configuration register A/D MSB
2 A/D low channel A/D low channel readback
3 A/D high channel A/D high channel readback
4 A/D range register A/D range + status readback
5 D/A channel -
6 D/A LSB -
7 D/A MSB -
8 FIFO threshold LSB FIFO threshold LSB readback
9 FIFO threshold MSB FIFO threshold MSB readback
10 - FIFO depth LSB
11 - FIFO depth MSB
12 Configuration register Configuration register readback
13 Operation control register Operation control register readback
14 - Operation status register
15 Command register Hardware A/D channel readback
16 DIO port A DIO port A
17 DIO port B DIO port B
18 DIO port C DIO port C
19 DIO port D DIO port D
20 DIO port E DIO port E
21 - -
22 DIO config / bit set DIO config readback
23 - -
24 Ctr/timer LSB Ctr/timer LSB
25 Ctr/timer CSB Ctr/timer CSB
26 Ctr/timer MSB Ctr/timer MSB
27 Ctr command register -
28 Watchdog timer A LSB Watchdog timer A LSB
29 Watchdog timer A MSB Watchdog timer A MSB
30 Watchdog timer B data Watchdog timer B data
31 Watchdog configuration register Watchdog config. register readback