59
3
Award BIOS Setup Utility
AGP Master 1 WS Write
Set this field to Enabled to add one clock tick to AGP write
operations.
AGP Master 1 WS Read
Set this field to Enabled to add one clock tick to AGP read
operations.
CPU & PCI Bus Control
Move the cursor to this field and press <Enter>. The following fields
will appear.
PCI Master 0 WS Write and AGP Master 0 WS Write
When enabled, writes to the PCI or AGP bus are executed with
zero wait state.
CPU-PCI Post Write and CPU-AGP Post Write
The options are Enabled and Disabled.
PCI Delay Transaction
When enabled, this function frees up the PCI bus for other PCI
masters during the PCI-to-ISA transactions. This allows PCI and
ISA buses to be used more efficiently and prevents degradation
of performance on the PCI bus when ISA accesses are made.
System BIOS Cacheable
When this field is enabled, accesses to the system BIOS ROM
addressed at F0000H-FFFFFH are cached, provided that the cache
controller is enabled. The larger the range of the Cache RAM, the
higher the efficiency of the system.
Video RAM Cacheable
When enabled, it allows the video RAM to be cacheable thus providing
better video performance. If your graphics card does not support this
function, leave this field in its default setting - Disabled.
I/O Recovery Time
Selecting Enabled will allow additional time for I/O devices to
respond to the system. However, if your I/O devices are capable of
fast I/O, select Disabled to speed up system operation.
